Home
last modified time | relevance | path

Searched refs:address (Results 1 – 25 of 28) sorted by relevance

12

/hypervisor/arch/x86/boot/
A Dtrampoline.S198 address = 0 define
201 .quad trampoline_pdt_addr + address + 0x3
203 address = address + 0x1000 define
208 address = 0 define
211 .quad address + 0x83
212 address = address + 0x200000 define
A Dcpu_primary.S301 address = 0 define
304 .quad cpu_primary32_pdt_addr + address + 0x3
306 address = address + 0x1000 define
311 address = 0 define
314 .quad address + 0x83
315 address = address + 0x200000 define
/hypervisor/arch/x86/guest/
A Dvmx_io.c79 pio_req->address = vm_exit_io_instruction_port_number(exit_qual); in pio_instr_vmexit_handler()
89 (uint32_t)pio_req->address, in pio_instr_vmexit_handler()
151 mmio_req->address = gpa; in ept_violation_vmexit_handler()
201 uint16_t address = port_address; in allow_guest_pio_access() local
207 b[address >> 5U] &= ~(1U << (address & 0x1fU)); in allow_guest_pio_access()
208 address++; in allow_guest_pio_access()
215 uint16_t address = port_address; in deny_guest_pio_access() local
221 b[address >> 5U] |= (1U << (address & 0x1fU)); in deny_guest_pio_access()
222 address++; in deny_guest_pio_access()
A Dpm.c100 uint16_t port = (uint16_t)cx_data->cx_reg.address; in init_cx_port()
122 if ((sx_data->pm1a_evt.address == 0UL) || (sx_data->pm1a_cnt.address == 0UL) in vm_load_pm_s_state()
206 if ((addr == vm->pm.sx_state_data->pm1a_cnt.address) && is_s3_enabled(v)) { in pm1ab_io_write()
208 if (vm->pm.sx_state_data->pm1b_cnt.address != 0UL) { in pm1ab_io_write()
221 } else if ((addr == vm->pm.sx_state_data->pm1b_cnt.address) && is_s3_enabled(v)) { in pm1ab_io_write()
256 if ((gas->address != 0UL) && (gas->space_id == SPACE_SYSTEM_IO) && (gas->bit_width != 0U)) { in register_gas_io_handler()
257 gas_io.base = (uint16_t)gas->address; in register_gas_io_handler()
A Dvm_reset.c29 io_req->reqs.pio_request.address = VIRTUAL_PM1A_CNT_ADDR; in triple_fault_shutdown_vm()
231 (gas->address != 0xcf9U) && (gas->address != 0x64U)) { in register_reset_port_handler()
233 io_range.base = (uint16_t)reset_reg->reg.address; in register_reset_port_handler()
A Dept.c218 uint64_t end = mr_base_gpa + mr_size, address = mr_base_gpa; in ept_is_valid_mr() local
220 while (address < end) { in ept_is_valid_mr()
221 if (local_gpa2hpa(vm, address, &sz) == INVALID_HPA) { in ept_is_valid_mr()
225 address += sz; in ept_is_valid_mr()
A Dvlapic.c1846 union msi_addr_reg address; in inject_msi_for_non_lapic_pt() local
1849 address.full = addr; in inject_msi_for_non_lapic_pt()
1851 dev_dbg(DBG_LEVEL_VLAPIC, "lapic MSI addr: %#lx msg: %#lx", address.full, data.full); in inject_msi_for_non_lapic_pt()
1853 if (address.bits.addr_base == MSI_ADDR_BASE) { in inject_msi_for_non_lapic_pt()
1865 dest = address.bits.dest_field; in inject_msi_for_non_lapic_pt()
1866 phys = (address.bits.dest_mode == MSI_ADDR_DESTMODE_PHYS); in inject_msi_for_non_lapic_pt()
1867 rh = (address.bits.rh == MSI_ADDR_RH); in inject_msi_for_non_lapic_pt()
1878 dev_dbg(DBG_LEVEL_VLAPIC, "lapic MSI invalid addr %#lx", address.full); in inject_msi_for_non_lapic_pt()
/hypervisor/arch/x86/
A Dpm.c34 .address = PM1A_EVT_ADDRESS
41 .address = PM1B_EVT_ADDRESS
48 .address = PM1A_CNT_ADDRESS
55 .address = PM1B_CNT_ADDRESS
78 .address = RESET_REGISTER_ADDRESS,
107 mmio_write16(val16, hpa2hva(gas->address)); in acpi_gas_write()
118 ret = mmio_read16(hpa2hva(gas->address)); in acpi_gas_read()
120 ret = pio_read16((uint16_t)gas->address); in acpi_gas_read()
133 if (sstate_data->pm1b_cnt.address != 0U) { in do_acpi_sx()
143 if (sstate_data->pm1b_evt.address != 0U) { in do_acpi_sx()
[all …]
A Drtcm.c84 ASSERT((rtcm_binary->address != 0UL && rtcm_binary->size != 0U), in parse_rtct()
99 ASSERT((rtcm_binary->address != 0UL && rtcm_binary->size != 0U), in parse_rtct()
142 set_paging_x((uint64_t)hpa2hva(rtcm_binary->address), rtcm_binary->size); in init_software_sram()
149 header = hpa2hva(rtcm_binary->address); in init_software_sram()
151 rtcm_binary->address, header->magic, header->version); in init_software_sram()
156 flush_tlb_range((uint64_t)hpa2hva(rtcm_binary->address), rtcm_binary->size); in init_software_sram()
157 rtcm_command_func = (rtcm_abi_func)(hpa2hva(rtcm_binary->address) + header->command_offset); in init_software_sram()
166 set_paging_nx((uint64_t)hpa2hva(rtcm_binary->address), rtcm_binary->size); in init_software_sram()
172 flush_tlb_range((uint64_t)hpa2hva(rtcm_binary->address), rtcm_binary->size); in init_software_sram()
A Dvtd.c618 static void dmar_invalid_iotlb(struct dmar_drhd_rt *dmar_unit, uint16_t did, uint64_t address, uint… in dmar_invalid_iotlb() argument
640 addr = address | dma_iotlb_invl_addr_am(am); in dmar_invalid_iotlb()
669 uint64_t address; in dmar_set_intr_remap_table() local
677 address = dmar_unit->ir_table_addr | DMAR_IR_ENABLE_EIM | size; in dmar_set_intr_remap_table()
679 iommu_write64(dmar_unit, DMAR_IRTA_REG, address); in dmar_set_intr_remap_table()
/hypervisor/include/arch/x86/asm/
A Dpgtable.h337 static inline uint64_t pml4e_index(uint64_t address) in pml4e_index() argument
339 return (address >> PML4E_SHIFT) & (PTRS_PER_PML4E - 1UL); in pml4e_index()
342 static inline uint64_t pdpte_index(uint64_t address) in pdpte_index() argument
344 return (address >> PDPTE_SHIFT) & (PTRS_PER_PDPTE - 1UL); in pdpte_index()
347 static inline uint64_t pde_index(uint64_t address) in pde_index() argument
349 return (address >> PDE_SHIFT) & (PTRS_PER_PDE - 1UL); in pde_index()
352 static inline uint64_t pte_index(uint64_t address) in pte_index() argument
354 return (address >> PTE_SHIFT) & (PTRS_PER_PTE - 1UL); in pte_index()
A Drtct.h60 uint64_t address; member
/hypervisor/boot/include/
A Dacpi.h69 uint64_t address; member
151 uint64_t address; /* Base address, processor-relative */ member
162 uint32_t address; member
217 uint64_t address; member
249 struct packed_gas address; member
/hypervisor/dm/
A Dio_req.c28 req->reqs.mmio_request.address, in acrn_print_request()
38 req->reqs.pio_request.address, in acrn_print_request()
183 addr = io_req->reqs.pio_request.address; in get_asyncio_desc()
189 addr = io_req->reqs.mmio_request.address; in get_asyncio_desc()
599 port = (uint16_t)pio_req->address; in hv_emulate_pio()
652 uint64_t address, size, base, end; in hv_emulate_mmio() local
662 address = mmio_req->address; in hv_emulate_mmio()
672 if (((address + size) <= base) || (address >= end)) { in hv_emulate_mmio()
675 if ((address >= base) && ((address + size) <= end)) { in hv_emulate_mmio()
680 pr_fatal("Err MMIO, address:0x%lx, size:%x", address, size); in hv_emulate_mmio()
[all …]
A Dvgpio.c92 uint64_t hpa = P2SB_BAR_ADDR + (mmio->address & (uint64_t)(P2SB_PCR_SPACE_SIZE_TOTAL - 1)); in vgpio_mmio_handler()
/hypervisor/boot/
A Dacpi_base.c111 static bool probe_table(uint64_t address, const char *signature) in probe_table() argument
113 void *va = hpa2hva(address); in probe_table()
254 addr = hpet->address.address; in parse_hpet()
/hypervisor/dm/vpci/
A Dvmsix.c104 if ((mmio->size <= 8U) && mem_aligned_check(mmio->address, mmio->size)) { in rw_vmsix_table()
105 offset = mmio->address - vdev->msix.mmio_gpa; in rw_vmsix_table()
128 hva = hpa2hva(vdev->msix.mmio_hpa + (mmio->address - vdev->msix.mmio_gpa)); in rw_vmsix_table()
A Dvpci.c178 uint64_t pci_mmcofg_base = vpci->pci_mmcfg.address; in vpci_mmio_cfg_access()
179 uint64_t address = mmio->address; in vpci_mmio_cfg_access() local
180 uint32_t reg_num = (uint32_t)(address & 0xfffUL); in vpci_mmio_cfg_access()
192 bdf.value = (uint16_t)((address - pci_mmcofg_base) >> 12U); in vpci_mmio_cfg_access()
242 vm->vpci.pci_mmcfg.address = USER_VM_VIRT_PCI_MMCFG_BASE; in init_vpci()
255 register_mmio_emulation_handler(vm, vpci_mmio_cfg_access, vm->vpci.pci_mmcfg.address, in init_vpci()
256 vm->vpci.pci_mmcfg.address + get_pci_mmcfg_size(&vm->vpci.pci_mmcfg), &vm->vpci, false); in init_vpci()
A Dvmcs9900.c50 offset = (uint16_t)(mmio->address - vbar->base_gpa); in vmcs9900_mmio_handler()
A Divshmem.c259 uint64_t offset = mmio->address - vdev->vbars[IVSHMEM_MMIO_BAR].base_gpa; in ivshmem_mmio_handler()
/hypervisor/acpi_parser/
A Dacpi_ext.c79 gas->address = dt_gas->address; in get_acpi_dt_gas()
A Ddmar_parse.c117 drhd->reg_base_addr = acpi_drhd->address; in handle_one_drhd()
183 ASSERT(acpi_drhd->address != 0UL, "a zero base address DRHD. Please fix the BIOS."); in parse_dmar_table()
/hypervisor/include/public/
A Dacrn_common.h106 uint64_t address; member
138 uint64_t address; member
518 uint64_t address; member
/hypervisor/hw/
A Dpci.c71 .address = DEFAULT_PCI_MMCFG_BASE,
169 return (uint32_t)phys_pci_mmcfg.address + (((uint32_t)bdf.value << 12U) | offset); in mmcfg_off_to_address()
631 set_paging_supervisor(phys_pci_mmcfg.address, get_pci_mmcfg_size(&phys_pci_mmcfg)); in init_pci_pdev_list()
/hypervisor/include/hw/
A Dpci.h251 uint64_t address; /* Base address, processor-relative */ member

Completed in 916 milliseconds

12