Home
last modified time | relevance | path

Searched refs:pci_pdev_read_cfg (Results 1 – 11 of 11) sorted by relevance

/hypervisor/hw/
A Dpci.c256 res->phy_bar = pci_pdev_read_cfg(bdf, offset, 4U); in get_pci_bar_resource()
317 cmd = pci_pdev_read_cfg(bdf, PCIR_COMMAND, 2U); in enable_disable_pci_intx()
457 vendor = pci_pdev_read_cfg(pbdf, PCIR_VENDOR, 2U); in scan_pci_hierarchy()
549 val = pci_pdev_read_cfg(pdev->bdf, PCIR_COMMAND, 2U); in config_pci_bridge()
556 msgctrl = pci_pdev_read_cfg(pdev->bdf, offset, 2U); in config_pci_bridge()
564 val = pci_pdev_read_cfg(pdev->bdf, offset, 2U); in config_pci_bridge()
569 val = pci_pdev_read_cfg(pdev->bdf, offset, 2U); in config_pci_bridge()
599 cnt = pci_pdev_read_cfg(pdev->bdf, in init_all_dev_config()
714 hdr = pci_pdev_read_cfg(pdev->bdf, pos, 4U); in pci_enumerate_ext_cap()
759 hdr = pci_pdev_read_cfg(pdev->bdf, pos, 4U); in pci_enumerate_ext_cap()
[all …]
/hypervisor/dm/vpci/
A Dpci_pt.c330 if (pre_val != pci_pdev_read_cfg(vdev->pdev->bdf, PCIR_IO_BASE, 2U)) { in vdev_bridge_pt_restore_space()
337 if (pre_val != pci_pdev_read_cfg(vdev->pdev->bdf, offset, 4U)) { in vdev_bridge_pt_restore_space()
354 if (pre_val != pci_pdev_read_cfg(vdev->pdev->bdf, PCIR_PRIBUS_1, 2U)) { in vdev_bridge_pt_restore_bus()
360 if (pre_val != pci_pdev_read_cfg(vdev->pdev->bdf, PCIR_SUBBUS_1, 1U)) { in vdev_bridge_pt_restore_bus()
421 lo = pci_pdev_read_cfg(pbdf, offset, 4U); in init_bars()
448 hi = pci_pdev_read_cfg(pbdf, offset + 4U, 4U); in init_bars()
454 size32 = pci_pdev_read_cfg(pbdf, offset, 4U); in init_bars()
473 size32 = pci_pdev_read_cfg(pbdf, offset, 4U); in init_bars()
558 pre_hdr = pci_pdev_read_cfg(vdev->pdev->bdf, pre_pos, 4U); in vdev_pt_hide_sriov_cap()
639 vid = pci_pdev_read_cfg(vdev->phyfun->bdf, PCIR_VENDOR, 2U); in init_vdev_pt()
[all …]
A Dvhostbridge.c178 phys_did = pci_pdev_read_cfg(hostbridge_bdf, PCIR_DEVICE, 2); in init_vhostbridge()
183 pciexbar_low = pci_pdev_read_cfg(hostbridge_bdf, 0x60U, 4); in init_vhostbridge()
184 pciexbar_high = pci_pdev_read_cfg(hostbridge_bdf, 0x64U, 4); in init_vhostbridge()
A Dvpci_bridge.c94 val = pci_pdev_read_cfg(vdev->pdev->bdf, offset, 4U); in init_vpci_bridge()
164 *val = pci_pdev_read_cfg(vdev->pdev->bdf, offset, bytes); in read_vpci_bridge_cfg()
A Dvmsi.c45 uint32_t msgctrl = pci_pdev_read_cfg(pbdf, capoff + PCIR_MSI_CTRL, 2U); in enable_disable_msi()
146 val = pci_pdev_read_cfg(pdev->bdf, vdev->msi.capoff, 4U); in init_vmsi()
A Dvmsix_on_msi.c35 msgctrl = (uint16_t)pci_pdev_read_cfg(pdev->bdf, pdev->msi_capoff + PCIR_MSI_CTRL, 2U); in need_vmsix_on_msi_emulation()
140 msi_msgctrl = (uint16_t)pci_pdev_read_cfg(vdev->pdev->bdf, offset, 2U); in write_vmsix_cap_reg_on_msi()
170 mask_bits = pci_pdev_read_cfg(pbdf, get_mask_bits_offset(vdev), 4U); in remap_one_vmsix_entry_on_msi()
A Dvsriov.c60 return ((uint16_t)(pci_pdev_read_cfg(pf_vdev->bdf, pf_vdev->sriov.capoff + reg, 2U))); in read_sriov_reg()
197 sub_vid = (uint16_t) pci_pdev_read_cfg(vf_bdf, PCIV_SUB_VENDOR_ID, 2U); in enable_vfs()
285 *val = pci_pdev_read_cfg(vdev->pdev->bdf, offset, bytes); in read_sriov_cap_reg()
A Dvmsix.c53 phy = pci_pdev_read_cfg(vdev->pdev->bdf, offset, bytes); in read_vmsix_cap_reg()
54 ctrl = pci_pdev_read_cfg(vdev->pdev->bdf, vdev->msix.capoff + PCIR_MSIX_CTRL, 2U); in read_vmsix_cap_reg()
A Dvpci.c482 *val = pci_pdev_read_cfg(vdev->pdev->bdf, offset, bytes); in read_cfg_header()
517 uint16_t phys_cmd = (uint16_t)pci_pdev_read_cfg(vdev->pdev->bdf, PCIR_COMMAND, 2U); in write_cfg_header()
550 uint16_t phys_val = (uint16_t)pci_pdev_read_cfg(vdev->pdev->bdf, offset, 2U); in write_cfg_header()
624 *val = pci_pdev_read_cfg(vdev->pdev->bdf, offset, bytes); in read_pt_dev_cfg()
661 *val = pci_pdev_read_cfg(bdf, offset, bytes); in vpci_read_cfg()
/hypervisor/debug/
A Duart16550.c173 uint32_t bar0 = pci_pdev_read_cfg(uart.bdf, pci_bar_offset(0), 4U); in uart16550_init()
180 uint16_t cmd = (uint16_t)pci_pdev_read_cfg(uart.bdf, PCIR_COMMAND, 2U); in uart16550_init()
188 uint32_t bar_hi = pci_pdev_read_cfg(uart.bdf, pci_bar_offset(1), 4U); in uart16550_init()
/hypervisor/include/hw/
A Dpci.h367 uint32_t pci_pdev_read_cfg(union pci_bdf bdf, uint32_t offset, uint32_t bytes);

Completed in 18 milliseconds