Home
last modified time | relevance | path

Searched defs:BASE (Results 1 – 25 of 71) sorted by relevance

123

/drivers/gpu/drm/amd/display/dc/irq/dcn201/
A Dirq_service_dcn201.c115 #define BASE(seg) BASE_INNER(seg) macro
118 #define BASE(seg) \ macro
/drivers/gpu/nova-core/falcon/
A Dsec2.rs9 const BASE: usize = 0x00840000; consts
A Dgsp.rs13 const BASE: usize = 0x00110000; consts
/drivers/gpu/drm/amd/display/dc/gpio/dce120/
A Dhw_translate_dce120.c48 #define BASE(seg) \ macro
A Dhw_factory_dce120.c57 #define BASE(seg) \ macro
/drivers/gpu/drm/amd/display/dc/gpio/dcn10/
A Dhw_translate_dcn10.c48 #define BASE(seg) \ macro
A Dhw_factory_dcn10.c54 #define BASE(seg) \ macro
/drivers/gpu/drm/amd/display/dc/gpio/dcn20/
A Dhw_translate_dcn20.c52 #define BASE(seg) BASE_INNER(seg) macro
A Dhw_factory_dcn20.c55 #define BASE(seg) BASE_INNER(seg) macro
/drivers/gpu/drm/amd/display/dc/gpio/dcn21/
A Dhw_translate_dcn21.c52 #define BASE(seg) BASE_INNER(seg) macro
A Dhw_factory_dcn21.c53 #define BASE(seg) BASE_INNER(seg) macro
/drivers/gpu/drm/amd/display/dc/gpio/dcn30/
A Dhw_translate_dcn30.c57 #define BASE(seg) BASE_INNER(seg) macro
A Dhw_factory_dcn30.c62 #define BASE(seg) BASE_INNER(seg) macro
/drivers/gpu/drm/amd/display/dc/gpio/dcn32/
A Dhw_translate_dcn32.c50 #define BASE(seg) BASE_INNER(seg) macro
A Dhw_factory_dcn32.c55 #define BASE(seg) BASE_INNER(seg) macro
/drivers/gpu/drm/amd/display/dc/gpio/dcn401/
A Dhw_translate_dcn401.c25 #define BASE(seg) BASE_INNER(seg) macro
A Dhw_factory_dcn401.c35 #define BASE(seg) BASE_INNER(seg) macro
/drivers/gpu/drm/amd/display/dc/gpio/dcn315/
A Dhw_translate_dcn315.c52 #define BASE(seg) BASE_INNER(seg) macro
A Dhw_factory_dcn315.c59 #define BASE(seg) BASE_INNER(seg) macro
/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn201/
A Ddcn201_clk_mgr.c47 #define BASE(seg) BASE_INNER(seg) macro
/drivers/gpu/drm/amd/display/dc/irq/dce120/
A Dirq_service_dce120.c68 #define BASE(seg) \ macro
/drivers/gpu/drm/amd/display/dc/irq/dcn10/
A Dirq_service_dcn10.c165 #define BASE(seg) \ macro
/drivers/gpu/drm/amd/display/dc/irq/dcn20/
A Dirq_service_dcn20.c167 #define BASE(seg) \ macro
/drivers/media/tuners/
A Dxc2028-types.h14 #define BASE (1<<0) macro
/drivers/gpu/drm/amd/display/dc/irq/dcn303/
A Dirq_service_dcn303.c114 #define BASE(seg) BASE_INNER(seg) macro

Completed in 30 milliseconds

123