| /drivers/clk/imx/ |
| A D | clk.h | 133 #define imx_clk_gate(name, parent, reg, shift) \ argument
136 #define imx_clk_gate_dis(name, parent, reg, shift) \ argument
139 #define imx_clk_gate2(name, parent, reg, shift) \ argument
163 #define imx_clk_hw_gate(name, parent, reg, shift) \ argument
166 #define imx_clk_hw_gate2(name, parent, reg, shift) \ argument
187 #define imx_clk_hw_gate3(name, parent, reg, shift) \ argument
193 #define imx_clk_hw_gate4(name, parent, reg, shift) \ argument
358 void __iomem *reg, u8 shift, in imx_clk_hw_divider_closest()
367 void __iomem *reg, u8 shift, in __imx_clk_hw_divider()
375 void __iomem *reg, u8 shift, in __imx_clk_hw_gate()
[all …]
|
| A D | clk-busy.c | 16 static int clk_busy_wait(void __iomem *reg, u8 shift) in clk_busy_wait()
31 u8 shift; member
77 void __iomem *reg, u8 shift, u8 width, in imx_clk_hw_busy_divider()
121 u8 shift; member
156 struct clk_hw *imx_clk_hw_busy_mux(const char *name, void __iomem *reg, u8 shift, in imx_clk_hw_busy_mux()
|
| /drivers/gpio/ |
| A D | gpio-tangier.c | 77 u8 shift = offset % 32; in gpio_reg_and_bit() local
86 u8 shift; in tng_gpio_get() local
97 u8 shift; in tng_gpio_set() local
113 u8 shift; in tng_gpio_direction_input() local
131 u8 shift; in tng_gpio_direction_output() local
148 u8 shift; in tng_gpio_get_direction() local
164 u8 shift; in tng_gpio_set_debounce() local
204 u8 shift; in tng_irq_ack() local
217 u8 shift; in tng_irq_unmask_mask() local
260 u8 shift = gpio % 32; in tng_irq_set_type() local
[all …]
|
| /drivers/soc/fsl/qe/ |
| A D | ucc.c | 89 unsigned int *reg_num, unsigned int *shift) in get_cmxucr_reg()
102 unsigned int shift; in ucc_mux_set_grant_tsa_bkpt() local
124 unsigned int shift; in ucc_set_qe_mux_rxtx() local
506 u32 shift; in ucc_get_tdm_clk_shift() local
521 u32 shift; in ucc_set_tdm_rxtx_clk() local
623 u32 shift; in ucc_get_tdm_sync_shift() local
635 u32 shift; in ucc_set_tdm_rxtx_sync() local
|
| /drivers/clk/meson/ |
| A D | parm.h | 14 #define SETPMASK(width, shift) GENMASK(shift + width - 1, shift) argument
15 #define CLRPMASK(width, shift) (~SETPMASK(width, shift)) argument
17 #define PARM_GET(width, shift, reg) \ argument
19 #define PARM_SET(width, shift, reg, val) \ argument
26 u8 shift; member
|
| /drivers/infiniband/core/ |
| A D | packer.c | 71 int shift; in ib_pack() local
88 int shift; in ib_pack() local
160 int shift; in ib_unpack() local
174 int shift; in ib_unpack() local
|
| /drivers/regulator/ |
| A D | max8998.c | 44 int *reg, int *shift) in max8998_get_enable_register()
88 int ret, reg, shift = 8; in max8998_ldo_is_enabled() local
111 int reg, shift = 8, ret; in max8998_ldo_enable() local
124 int reg, shift = 8, ret; in max8998_ldo_disable() local
138 int reg, shift = 0, mask = 0xff; in max8998_get_voltage_register() local
200 int reg, shift = 0, mask, ret; in max8998_get_voltage_sel() local
222 int reg, shift = 0, mask, ret; in max8998_set_voltage_ldo_sel() local
251 int reg, shift = 0, mask, ret, j; in max8998_set_voltage_buck_sel() local
|
| A D | max77802-regulator.c | 98 int shift = max77802_get_opmode_shift(id); in max77802_set_suspend_disable() local
117 int shift = max77802_get_opmode_shift(id); in max77802_set_mode() local
172 int shift = max77802_get_opmode_shift(id); in max77802_set_suspend_mode() local
223 int shift = max77802_get_opmode_shift(id); in max77802_enable() local
511 int shift = max77802_get_opmode_shift(id); in max77802_pmic_probe() local
|
| A D | tps6586x-regulator.c | 109 #define TPS6586X_REGULATOR(_id, _ops, _pin_name, vdata, vreg, shift, nbits, \ argument
133 uv_step, vreg, shift, nbits, ereg0, \ argument
157 #define TPS6586X_LDO(_id, _pname, vdata, vreg, shift, nbits, \ argument
165 shift, nbits, ereg0, ebit0, ereg1, ebit1) \ argument
172 #define TPS6586X_FIXED_LDO(_id, _pname, vdata, vreg, shift, nbits, \ argument
179 #define TPS6586X_DVM(_id, _pname, n_volt, min_uv, uv_step, vreg, shift, \ argument
|
| /drivers/net/ethernet/ti/icssg/ |
| A D | icssg_mii_cfg.c | 74 u32 val, mask, shift; in icssg_miig_set_interface_mode() local
88 u32 icssg_rgmii_cfg_get_bitfield(struct regmap *miig_rt, u32 mask, u32 shift) in icssg_rgmii_cfg_get_bitfield()
101 u32 shift = RGMII_CFG_SPEED_MII0_SHIFT, mask = RGMII_CFG_SPEED_MII0; in icssg_rgmii_get_speed() local
114 u32 shift = RGMII_CFG_FULLDUPLEX_MII0_SHIFT; in icssg_rgmii_get_fullduplex() local
|
| /drivers/gpu/drm/amd/display/dmub/src/ |
| A D | dmub_reg.c | 36 uint32_t value, uint32_t mask, uint8_t shift) in set_reg_field_value_masks()
48 uint32_t shift, mask, field_value; in set_reg_field_values() local
67 uint8_t shift) in get_reg_field_value_ex()
104 void dmub_reg_get(struct dmub_srv *srv, uint32_t addr, uint8_t shift, in dmub_reg_get()
|
| /drivers/mfd/ |
| A D | atmel-smc.c | 101 unsigned int shift, unsigned int ncycles) in atmel_smc_cs_conf_set_timing()
143 unsigned int shift, unsigned int ncycles) in atmel_smc_cs_conf_set_setup()
182 unsigned int shift, unsigned int ncycles) in atmel_smc_cs_conf_set_pulse()
221 unsigned int shift, unsigned int ncycles) in atmel_smc_cs_conf_set_cycle()
|
| A D | mt6397-irq.c | 46 int shift = data->hwirq & 0xf; in mt6397_irq_disable() local
55 int shift = data->hwirq & 0xf; in mt6397_irq_enable() local
64 int shift = irq_data->hwirq & 0xf; in mt6397_irq_set_wake() local
|
| /drivers/media/platform/nvidia/tegra-vde/ |
| A D | iommu.c | 25 unsigned long shift; in tegra_vde_iommu_map() local
53 unsigned long shift = iova_shift(&vde->iova); in tegra_vde_iommu_unmap() local
66 unsigned long shift; in tegra_vde_iommu_init() local
|
| /drivers/clk/sunxi-ng/ |
| A D | ccu_mp.c | 13 static unsigned int next_div(unsigned int div, bool shift) in next_div()
22 bool shift, in ccu_mp_find_best()
55 bool shift) in ccu_mp_find_best_with_parent_adj()
115 bool shift = true; in ccu_mp_round_rate() local
214 bool shift = true; in ccu_mp_set_rate() local
|
| /drivers/pinctrl/bcm/ |
| A D | pinctrl-iproc-gpio.c | 145 unsigned int shift = IPROC_GPIO_SHIFT(gpio); in iproc_set_bit() local
160 unsigned int shift = IPROC_GPIO_SHIFT(gpio); in iproc_get_bit() local
204 unsigned int shift = IPROC_GPIO_SHIFT(gpio); in iproc_gpio_irq_ack() local
385 unsigned int shift = IPROC_GPIO_SHIFT(gpio); in iproc_gpio_get_direction() local
412 unsigned int shift = IPROC_GPIO_SHIFT(gpio); in iproc_gpio_get() local
503 unsigned int shift; in iproc_gpio_set_pull() local
549 unsigned int shift; in iproc_gpio_get_pull() local
580 unsigned int i, offset, shift; in iproc_gpio_set_strength() local
617 unsigned int i, offset, shift; in iproc_gpio_get_strength() local
|
| /drivers/clk/nuvoton/ |
| A D | clk-ma35d1.c | 378 void __iomem *reg, u8 shift, u8 width, in ma35d1_clk_mux_parent()
388 void __iomem *reg, u8 shift, u8 width, in ma35d1_clk_mux()
399 u8 shift, u8 width) in ma35d1_clk_divider()
407 u8 shift, u8 width) in ma35d1_clk_divider_pow2()
416 u8 shift, u8 width, in ma35d1_clk_divider_table()
433 void __iomem *reg, u8 shift) in ma35d1_clk_gate()
|
| /drivers/gpu/drm/nouveau/nvif/ |
| A D | vmm.c | 109 u8 shift) in nvif_vmm_raw_get()
124 nvif_vmm_raw_put(struct nvif_vmm *vmm, u64 addr, u64 size, u8 shift) in nvif_vmm_raw_put()
139 nvif_vmm_raw_map(struct nvif_vmm *vmm, u64 addr, u64 size, u8 shift, in nvif_vmm_raw_map()
161 u8 shift, bool sparse) in nvif_vmm_raw_unmap()
|
| /drivers/gpu/drm/amd/display/dc/ |
| A D | dc_helper.c | 98 uint8_t shift) in set_reg_field_value_masks()
111 uint32_t shift, mask, field_value; in set_reg_field_values() local
208 uint32_t mask, uint32_t shift, uint32_t condition_value, uint32_t time_out_us) in dmub_reg_wait_done_pack()
278 uint8_t shift, uint32_t mask, uint32_t *field_value) in generic_reg_get()
428 uint32_t addr, uint32_t shift, uint32_t mask, uint32_t condition_value, in generic_reg_wait()
511 uint32_t shift, mask, *field_value; in generic_indirect_reg_get() local
542 uint32_t shift, mask, field_value; in generic_indirect_reg_update_ex() local
572 uint32_t shift, mask, field_value; in generic_indirect_reg_update_ex_sync() local
601 uint32_t shift, mask, *field_value; in generic_indirect_reg_get_sync() local
|
| /drivers/net/ethernet/hisilicon/ |
| A D | hns_mdio.c | 108 #define mdio_set_field(origin, mask, shift, val) \ argument
114 #define mdio_get_field(origin, mask, shift) (((origin) >> (shift)) & (mask)) argument
116 static void mdio_set_reg_field(u8 __iomem *base, u32 reg, u32 mask, u32 shift, in mdio_set_reg_field()
125 #define MDIO_SET_REG_FIELD(dev, reg, mask, shift, val) \ argument
128 static u32 mdio_get_reg_field(u8 __iomem *base, u32 reg, u32 mask, u32 shift) in mdio_get_reg_field()
136 #define MDIO_GET_REG_FIELD(dev, reg, mask, shift) \ argument
|
| /drivers/hwtracing/intel_th/ |
| A D | gth.c | 66 int shift = (port & 3) * 8; in gth_output_set() local
78 int shift = (port & 3) * 8; in gth_output_get() local
91 int shift = (port & 1) * 16; in gth_smcfreq_set() local
103 int shift = (port & 1) * 16; in gth_smcfreq_get() local
127 unsigned int shift = (master & 0x7) * 4; in gth_master_set() local
256 unsigned int shift = __ffs(mask); in gth_output_parm_set() local
268 unsigned int shift = __ffs(mask); in gth_output_parm_get() local
|
| /drivers/ras/amd/atl/ |
| A D | map.c | 112 u8 shift = DF_DRAM_BASE_LIMIT_LSB; in get_hi_addr_offset() local
185 u8 i, j, shift = 4, mask = 0xF; in df3_6ch_get_dram_addr_map() local
242 u8 remap_sel, i, j, shift = 4, mask = 0xF; in df4_get_dram_addr_map() local
298 u8 remap_sel, i, j, shift = 5, mask = 0x1F; in df4p5_get_dram_addr_map() local
|
| /drivers/pinctrl/sunxi/ |
| A D | pinctrl-sunxi.c | 79 u32 pin, u32 *reg, u32 *shift, u32 *mask) in sunxi_mux_reg()
90 u32 pin, u32 *reg, u32 *shift, u32 *mask) in sunxi_data_reg()
101 u32 pin, u32 *reg, u32 *shift, u32 *mask) in sunxi_dlevel_reg()
112 u32 pin, u32 *reg, u32 *shift, u32 *mask) in sunxi_pull_reg()
534 u32 *reg, u32 *shift, u32 *mask) in sunxi_pconf_reg()
559 u32 reg, shift, mask, val; in sunxi_pconf_get() local
625 u32 arg, reg, shift, mask, val; in sunxi_pconf_set() local
800 u32 reg, shift, mask; in sunxi_pmx_set() local
948 u32 reg, shift, mask, val; in sunxi_pinctrl_gpio_get() local
967 u32 reg, shift, mask, val; in sunxi_pinctrl_gpio_set() local
|
| /drivers/video/fbdev/core/ |
| A D | fbcon_rotate.h | 43 int shift = (8 - (width % 8)) & 7; in rotate_ud() local
61 int shift = (8 - (height % 8)) & 7; in rotate_cw() local
79 int shift = (8 - (width % 8)) & 7; in rotate_ccw() local
|
| /drivers/clk/renesas/ |
| A D | clk-r8a73a4.c | 36 unsigned int shift; member
63 unsigned int shift, reg; in r8a73a4_cpg_register_clock() local
150 u32 shift = 8; in r8a73a4_cpg_register_clock() local
|