Searched refs:CREG_AXI_M_SLV0 (Results 1 – 1 of 1) sorted by relevance
| /arch/arc/plat-hsdk/ |
| A D | platform.c | 209 writel(0x77777777, CREG_AXI_M_SLV0(M_DMAC_0)); in hsdk_init_memory_bridge_axi_dmac()
215 writel(0x77777777, CREG_AXI_M_SLV0(M_DMAC_1)); in hsdk_init_memory_bridge_axi_dmac()
233 writel(0x11111111, CREG_AXI_M_SLV0(M_HS_CORE)); in hsdk_init_memory_bridge()
239 writel(0x77777777, CREG_AXI_M_SLV0(M_HS_RTT)); in hsdk_init_memory_bridge()
245 writel(0x88888888, CREG_AXI_M_SLV0(M_AXI_TUN)); in hsdk_init_memory_bridge()
251 writel(0x77777777, CREG_AXI_M_SLV0(M_HDMI_VIDEO)); in hsdk_init_memory_bridge()
263 writel(0x77777777, CREG_AXI_M_SLV0(M_USB_HOST)); in hsdk_init_memory_bridge()
269 writel(0x77777777, CREG_AXI_M_SLV0(M_ETHERNET)); in hsdk_init_memory_bridge()
275 writel(0x77777777, CREG_AXI_M_SLV0(M_SDIO)); in hsdk_init_memory_bridge()
281 writel(0x77777777, CREG_AXI_M_SLV0(M_GPU)); in hsdk_init_memory_bridge()
[all …]
|
Completed in 2 milliseconds