Home
last modified time | relevance | path

Searched refs:CSR_HSTATEEN0 (Results 1 – 2 of 2) sorted by relevance

/arch/riscv/kvm/
A Dvcpu.c600 nacl_csr_write(nsh, CSR_HSTATEEN0, cfg->hstateen0); in kvm_arch_vcpu_load()
619 csr_write(CSR_HSTATEEN0, cfg->hstateen0); in kvm_arch_vcpu_load()
/arch/riscv/include/asm/
A Dcsr.h398 #define CSR_HSTATEEN0 0x60c macro

Completed in 8 milliseconds