Home
last modified time | relevance | path

Searched refs:FSR (Results 1 – 10 of 10) sorted by relevance

/arch/arm/include/debug/
A Drenesas-scif.S17 #define FSR 0x08 macro
21 #define FSR 0x14 macro
25 #define FSR 0x10 macro
40 1001: ldrh \rd, [\rx, #FSR]
47 ldrh \rd, [\rx, #FSR]
49 strh \rd, [\rx, #FSR]
53 1001: ldrh \rd, [\rx, #FSR]
/arch/arm/mm/
A Dabort-ev4.S20 mrc p15, 0, r1, c5, c0, 0 @ get FSR
24 bic r1, r1, #1 << 11 | 1 << 10 @ clear bits 11 and 10 of FSR
A Dabort-ev4t.S21 mrc p15, 0, r1, c5, c0, 0 @ get FSR
25 bic r1, r1, #1 << 11 | 1 << 10 @ clear bits 11 and 10 of FSR
A Dabort-ev5t.S21 mrc p15, 0, r1, c5, c0, 0 @ get FSR
26 bic r1, r1, #1 << 11 @ clear bits 11 of FSR
A Dabort-ev5tj.S21 mrc p15, 0, r1, c5, c0, 0 @ get FSR
23 bic r1, r1, #1 << 11 | 1 << 10 @ clear bits 11 and 10 of FSR
A Dabort-ev6.S22 mrc p15, 0, r1, c5, c0, 0 @ get FSR
35 bic r1, r1, #1 << 11 @ clear bit 11 of FSR
A Dabort-nommu.S18 mov r0, #0 @ clear r0, r1 (no FSR/FAR)
A Dabort-ev7.S18 mrc p15, 0, r1, c5, c0, 0 @ get FSR
A Dabort-lv4t.S21 mrc p15, 0, r1, c5, c0, 0 @ get FSR
23 bic r1, r1, #1 << 11 | 1 << 10 @ clear bits 11 and 10 of FSR
25 mov r0, #0 @ clear r0, r1 (no FSR/FAR)
/arch/arm/
A DKconfig540 bool "ARM errata: FSR write bit incorrect on a SWP to read-only memory"
544 of the FSR on the ARM 1136 prior to r1p0. This causes the kernel to

Completed in 61 milliseconds