Home
last modified time | relevance | path

Searched refs:IO (Results 1 – 25 of 157) sorted by relevance

1234567

/arch/alpha/kernel/
A Dmachvec_impl.h81 #define IO(UP,low) \ macro
86 #define DO_APECS_IO IO(APECS,apecs)
87 #define DO_CIA_IO IO(CIA,cia)
88 #define DO_IRONGATE_IO IO(IRONGATE,irongate)
89 #define DO_LCA_IO IO(LCA,lca)
90 #define DO_MARVEL_IO IO(MARVEL,marvel)
91 #define DO_MCPCIA_IO IO(MCPCIA,mcpcia)
92 #define DO_POLARIS_IO IO(POLARIS,polaris)
93 #define DO_T2_IO IO(T2,t2)
94 #define DO_TSUNAMI_IO IO(TSUNAMI,tsunami)
[all …]
/arch/arm/boot/dts/ti/omap/
A Domap-zoom-common.dtsi19 reg = <3 0 8>; /* CS3, offset 0, IO size 8 */
55 reg = <3 0x100 8>; /* CS3, offset 0x100, IO size 8 */
66 reg = <3 0x200 8>; /* CS3, offset 0x200, IO size 8 */
77 reg = <3 0x300 8>; /* CS3, offset 0x300, IO size 8 */
A Domap3430-sdp.dts104 reg = <1 0 4>; /* CS1, offset 0, IO size 4 */
153 reg = <2 0 0x20000>; /* CS2, offset 0, IO size 4 */
/arch/arm/boot/dts/allwinner/
A Dsun7i-a20-bananapi.dts267 "TXD0", "RXD0", "IO-1", "PH3", "USB0-IDDET", "PH5", "", "",
269 "", "", "", "", "IO-4", "IO-5", "", "EMAC-PWR-EN",
272 "", "", "", "IO-GCLK", "", "", "", "",
275 "IO-6", "IO-3", "IO-2", "IO-0", "", "", "", "",
/arch/arm/boot/dts/marvell/
A Darmada-xp-mv78460.dtsi93 0x81000000 0x1 0 MBUS_ID(0x04, 0xe0) 0 1 0 /* Port 0.0 IO */
95 0x81000000 0x2 0 MBUS_ID(0x04, 0xd0) 0 1 0 /* Port 0.1 IO */
97 0x81000000 0x3 0 MBUS_ID(0x04, 0xb0) 0 1 0 /* Port 0.2 IO */
99 0x81000000 0x4 0 MBUS_ID(0x04, 0x70) 0 1 0 /* Port 0.3 IO */
102 0x81000000 0x5 0 MBUS_ID(0x08, 0xe0) 0 1 0 /* Port 1.0 IO */
104 0x81000000 0x6 0 MBUS_ID(0x08, 0xd0) 0 1 0 /* Port 1.1 IO */
106 0x81000000 0x7 0 MBUS_ID(0x08, 0xb0) 0 1 0 /* Port 1.2 IO */
108 0x81000000 0x8 0 MBUS_ID(0x08, 0x70) 0 1 0 /* Port 1.3 IO */
111 0x81000000 0x9 0 MBUS_ID(0x04, 0xf0) 0 1 0 /* Port 2.0 IO */
114 0x81000000 0xa 0 MBUS_ID(0x08, 0xf0) 0 1 0 /* Port 3.0 IO */>;
A Darmada-xp-mv78260.dtsi75 0x81000000 0x1 0 MBUS_ID(0x04, 0xe0) 0 1 0 /* Port 0.0 IO */
77 0x81000000 0x2 0 MBUS_ID(0x04, 0xd0) 0 1 0 /* Port 0.1 IO */
79 0x81000000 0x3 0 MBUS_ID(0x04, 0xb0) 0 1 0 /* Port 0.2 IO */
81 0x81000000 0x4 0 MBUS_ID(0x04, 0x70) 0 1 0 /* Port 0.3 IO */
84 0x81000000 0x5 0 MBUS_ID(0x08, 0xe0) 0 1 0 /* Port 1.0 IO */
86 0x81000000 0x6 0 MBUS_ID(0x08, 0xd0) 0 1 0 /* Port 1.1 IO */
88 0x81000000 0x7 0 MBUS_ID(0x08, 0xb0) 0 1 0 /* Port 1.2 IO */
90 0x81000000 0x8 0 MBUS_ID(0x08, 0x70) 0 1 0 /* Port 1.3 IO */
93 0x81000000 0x9 0 MBUS_ID(0x04, 0xf0) 0 1 0 /* Port 2.0 IO */>;
A Darmada-xp-mv78230.dtsi70 0x81000000 0x1 0 MBUS_ID(0x04, 0xe0) 0 1 0 /* Port 0.0 IO */
72 0x81000000 0x2 0 MBUS_ID(0x04, 0xd0) 0 1 0 /* Port 0.1 IO */
74 0x81000000 0x3 0 MBUS_ID(0x04, 0xb0) 0 1 0 /* Port 0.2 IO */
76 0x81000000 0x4 0 MBUS_ID(0x04, 0x70) 0 1 0 /* Port 0.3 IO */
78 0x81000000 0x5 0 MBUS_ID(0x08, 0xe0) 0 1 0 /* Port 1.0 IO */>;
A Darmada-385.dtsi53 0x81000000 0x1 0 MBUS_ID(0x08, 0xe0) 0 1 0 /* Port 0 IO */
55 0x81000000 0x2 0 MBUS_ID(0x04, 0xe0) 0 1 0 /* Port 1 IO */
57 0x81000000 0x3 0 MBUS_ID(0x04, 0xd0) 0 1 0 /* Port 2 IO */
59 0x81000000 0x4 0 MBUS_ID(0x04, 0xb0) 0 1 0 /* Port 3 IO */>;
A Darmada-380.dtsi54 0x81000000 0x1 0 MBUS_ID(0x08, 0xe0) 0 1 0 /* Port 0 IO */
56 0x81000000 0x2 0 MBUS_ID(0x04, 0xe0) 0 1 0 /* Port 1 IO */
58 0x81000000 0x3 0 MBUS_ID(0x04, 0xd0) 0 1 0 /* Port 2 IO */>;
A Dkirkwood-6282.dtsi19 0x81000000 0x1 0 MBUS_ID(0x04, 0xe0) 0 1 0 /* Port 0.0 IO */
21 0x81000000 0x2 0 MBUS_ID(0x04, 0xd0) 0 1 0 /* Port 1.0 IO */>;
A Dkirkwood-98dx4122.dtsi17 0x81000000 0x1 0 MBUS_ID(0x04, 0xe0) 0 1 0 /* Port 0.0 IO */>;
/arch/x86/
A DKconfig.debug124 prompt "IO delay type"
128 bool "port 0x80 based port-IO delay [recommended]"
130 This is the traditional Linux IO delay used for in/out_p.
134 bool "port 0xed based port-IO delay"
136 Use port 0xed as the IO delay. This frees up port 0x80 which is
140 bool "udelay based port-IO delay"
142 Use udelay(2) as the IO delay method. This provides the delay
143 while not having any side-effect on the IO port space.
146 bool "no port-IO delay"
148 No port-IO delay. Will break on old boxes that require port-IO
/arch/arm64/boot/dts/rockchip/
A Drk3588-edgeble-neu6a-io.dts12 model = "Edgeble Neu6A IO Board";
A Drk3588-edgeble-neu6b-io.dts12 model = "Edgeble Neu6B IO Board";
/arch/arm64/boot/dts/allwinner/
A Dsun50i-h618-orangepi-zero2w.dts90 vcc-pf-supply = <&reg_dldo1>; /* internally via VCC-IO */
92 vcc-ph-supply = <&reg_dldo1>; /* internally via VCC-IO */
120 /* Supplies VCC-IO, so needs to be always on. */
A Dsun55i-a527-cubie-a5e.dts97 vcc-pb-supply = <&reg_cldo3>; /* via VCC-IO */
103 vcc-ph-supply = <&reg_cldo3>; /* via VCC-IO */
210 /* IO, USB-2, 3V3, card, NAND, sensor, PI */
A Dsun55i-t527-orangepi-4a.dts147 vcc-pb-supply = <&reg_cldo3>; /* via VCC-IO */
151 vcc-pf-supply = <&reg_cldo3>; /* VCC-IO for 3.3v; VCC-MCSI for 1.8v */
153 vcc-ph-supply = <&reg_cldo3>; /* via VCC-IO */
/arch/powerpc/platforms/pseries/
A DKconfig74 bool "IO Event Interrupt support"
78 Select this option, if you want to enable support for IO Event
79 interrupts. IO event interrupt is a mechanism provided by RTAS
85 This option will only enable the IO event platform code. You
87 that use this infrastructure to handle IO event interrupts.
/arch/riscv/boot/dts/allwinner/
A Dsun20i-d1-nezha.dts7 * The Nezha-D1 has a 40-pin IO header. Some of these pins are routed
8 * directly to pads on the SoC, others come from an 8-bit pcf857x IO
19 * "IO EXPAND"):
/arch/powerpc/boot/dts/fsl/
A Dgef_sbc610.dts37 6 0 0xfd000000 0x00800000 // IO FPGA (8-bit)
38 7 0 0xfd800000 0x00800000>; // IO FPGA (32-bit)
A Dgef_ppc9a.dts37 6 0 0xfd000000 0x00800000 // IO FPGA (8-bit)
38 7 0 0xfd800000 0x00800000>; // IO FPGA (32-bit)
/arch/arm/boot/dts/microchip/
A Dat91-kizbox2-common.dtsi234 /* WMBUS (inverted with IO in the latest schematic) */
250 /* IO (inverted with WMBUS in the latest schematic) */
/arch/arm/boot/dts/broadcom/
A Dbcm2837-rpi-cm3-io3.dts8 model = "Raspberry Pi Compute Module 3 IO board V3.0";
A Dbcm2835-rpi-cm1-io1.dts8 model = "Raspberry Pi Compute Module IO board rev1";
/arch/powerpc/boot/dts/
A Dturris1x.dts480 * uses 64kB + 8kB of PCIe MEM. No PCIe IO is used or required.
485 <0x01000000 0x0 0x00000000 0 0xffc20000 0x0 0x00010000>; /* IO */
496 <0x01000000 0x0 0x00000000 0 0xffc10000 0x0 0x00010000>; /* IO */
512 <0x01000000 0x0 0x00000000 0 0xffc00000 0x0 0x00010000>; /* IO */

Completed in 44 milliseconds

1234567