Home
last modified time | relevance | path

Searched refs:IRQ_VS_SOFT (Results 1 – 5 of 5) sorted by relevance

/arch/riscv/kvm/
A Dvcpu_sbi_v01.c47 ret = kvm_riscv_vcpu_unset_interrupt(vcpu, IRQ_VS_SOFT); in kvm_sbi_ext_v01_handler()
59 ret = kvm_riscv_vcpu_set_interrupt(rvcpu, IRQ_VS_SOFT); in kvm_sbi_ext_v01_handler()
A Dvcpu.c374 if ((csr->hvip ^ hvip) & (1UL << IRQ_VS_SOFT)) { in kvm_riscv_vcpu_sync_interrupts()
375 if (hvip & (1UL << IRQ_VS_SOFT)) { in kvm_riscv_vcpu_sync_interrupts()
376 if (!test_and_set_bit(IRQ_VS_SOFT, in kvm_riscv_vcpu_sync_interrupts()
378 set_bit(IRQ_VS_SOFT, v->irqs_pending); in kvm_riscv_vcpu_sync_interrupts()
380 if (!test_and_set_bit(IRQ_VS_SOFT, in kvm_riscv_vcpu_sync_interrupts()
382 clear_bit(IRQ_VS_SOFT, v->irqs_pending); in kvm_riscv_vcpu_sync_interrupts()
408 irq != IRQ_VS_SOFT && in kvm_riscv_vcpu_set_interrupt()
431 irq != IRQ_VS_SOFT && in kvm_riscv_vcpu_unset_interrupt()
A Dvcpu_sbi_replace.c72 ret = kvm_riscv_vcpu_set_interrupt(tmp, IRQ_VS_SOFT); in kvm_sbi_ext_ipi_handler()
/arch/riscv/include/asm/
A Dcsr.h83 #define IRQ_VS_SOFT 2 macro
178 #define VSIP_TO_HVIP_SHIFT (IRQ_VS_SOFT - IRQ_S_SOFT)
A Dkvm_host.h57 #define KVM_HIDELEG_DEFAULT (BIT(IRQ_VS_SOFT) | \

Completed in 13 milliseconds