Home
last modified time | relevance | path

Searched refs:LOAD (Results 1 – 25 of 40) sorted by relevance

12

/arch/powerpc/lib/
A Dxor_vmx.c61 LOAD(v1); in __xor_altivec_2()
62 LOAD(v2); in __xor_altivec_2()
82 LOAD(v1); in __xor_altivec_3()
83 LOAD(v2); in __xor_altivec_3()
84 LOAD(v3); in __xor_altivec_3()
108 LOAD(v1); in __xor_altivec_4()
109 LOAD(v2); in __xor_altivec_4()
110 LOAD(v3); in __xor_altivec_4()
111 LOAD(v4); in __xor_altivec_4()
139 LOAD(v1); in __xor_altivec_5()
[all …]
A Dsstep.c2332 op->type = MKOP(LOAD, u, 4); in analyse_instr()
2337 op->type = MKOP(LOAD, u, 1); in analyse_instr()
2390 op->type = MKOP(LOAD, u, 8); in analyse_instr()
2411 op->type = MKOP(LOAD, u, 2); in analyse_instr()
2756 op->type = MKOP(LOAD, u, 4); in analyse_instr()
2762 op->type = MKOP(LOAD, u, 1); in analyse_instr()
2780 op->type = MKOP(LOAD, u, 2); in analyse_instr()
2837 op->type = MKOP(LOAD, 0, 16); in analyse_instr()
2876 op->type = MKOP(LOAD, 0, 8); in analyse_instr()
3119 case LOAD: in analyse_instr()
[all …]
/arch/sparc/lib/
A DU3memcpy.S40 #ifndef LOAD
245 LOAD(prefetch, %o1 + 0x040, #one_read)
247 LOAD(prefetch, %o1 + 0x080, #one_read)
248 LOAD(prefetch, %o1 + 0x0c0, #one_read)
249 LOAD(prefetch, %o1 + 0x100, #one_read)
251 LOAD(prefetch, %o1 + 0x140, #one_read)
253 LOAD(prefetch, %o1 + 0x180, #one_read)
255 LOAD(prefetch, %o1 + 0x1c0, #one_read)
299 LOAD(prefetch, %o1 + 0x1c0, #one_read)
381 EX_LD(LOAD(ldx, %o1, %o5), U3_retl_o2)
[all …]
A DNG4memcpy.S65 #ifndef LOAD
66 #define LOAD(type,addr,dest) type [addr], dest macro
138 LOAD(prefetch, %o1 + 0x080, #n_reads_strong)
139 LOAD(prefetch, %o1 + 0x0c0, #n_reads_strong)
140 LOAD(prefetch, %o1 + 0x100, #n_reads_strong)
141 LOAD(prefetch, %o1 + 0x140, #n_reads_strong)
142 LOAD(prefetch, %o1 + 0x180, #n_reads_strong)
143 LOAD(prefetch, %o1 + 0x1c0, #n_reads_strong)
144 LOAD(prefetch, %o1 + 0x200, #n_reads_strong)
199 LOAD(prefetch, %o1 + 0x200, #n_reads_strong)
[all …]
A Dcsum_copy.S27 #ifndef LOAD
50 EX_LD(LOAD(ldub, %o0 + 0x00, %o4))
60 EX_LD(LOAD(lduh, %o0 + 0x00, %o5))
109 EX_LD(LOAD(lduw, %o0 + 0x04, %g1))
110 EX_LD(LOAD(lduw, %o0 + 0x08, %g2))
113 EX_LD(LOAD(lduw, %o0 + 0x0c, %o5))
253 EX_LD(LOAD(lduh, %o0, %o4))
265 EX_LD(LOAD(lduw, %o0, %o4))
279 EX_LD(LOAD(lduw, %o0, %o4))
287 EX_LD(LOAD(lduh, %o0, %o4))
[all …]
A DM7memcpy.S116 #ifndef LOAD
117 #define LOAD(type,addr,dest) type [addr], dest macro
275 EX_LD(LOAD(ldx, %o1, %o4), memcpy_retl_o2_plus_15)
360 EX_LD(LOAD(ld, %o1-8, %o4), memcpy_retl_o2_plus_8)
363 EX_LD(LOAD(ld, %o1-4, %o4), memcpy_retl_o2_plus_8)
400 EX_LD(LOAD(ldx, %o1, %o4), memcpy_retl_o2)
409 EX_LD(LOAD(ldx, %o1, %o4), memcpy_retl_o2)
420 EX_LD(LOAD(ldx, %o1, %o4), memcpy_retl_o2)
464 EX_LD(LOAD(ldx, %o1, %o4), memcpy_retl_o2_plus_o5)
758 LOAD(prefetch, %o1 + 0x40, #n_reads_strong)
[all …]
A DNG2memcpy.S50 #ifndef LOAD
285 LOAD(prefetch, %o1 + 0x000, #one_read)
359 LOAD(prefetch, %o4 + 64, #one_read)
373 LOAD(prefetch, %o4 + 64, #one_read)
387 LOAD(prefetch, %o4 + 64, #one_read)
401 LOAD(prefetch, %o4 + 64, #one_read)
415 LOAD(prefetch, %o4 + 64, #one_read)
429 LOAD(prefetch, %o4 + 64, #one_read)
443 LOAD(prefetch, %o4 + 64, #one_read)
457 LOAD(prefetch, %o4 + 64, #one_read)
[all …]
A DGENmemcpy.S22 #ifndef LOAD
23 #define LOAD(type,addr,dest) type [addr], dest macro
97 EX_LD(LOAD(ldub, %o1, %g1),GEN_retl_o4_1)
106 EX_LD(LOAD(ldx, %o1, %g2),GEN_retl_g1_8)
124 EX_LD(LOAD(lduw, %o1, %g1),GEN_retl_o2_4)
135 EX_LD(LOAD(ldub, %o1, %g1),GEN_retl_o2_1)
A DNGmemcpy.S38 #ifndef LOAD
40 #define LOAD(type,addr,dest) type [addr], dest macro
202 LOAD(prefetch, %i1, #one_read)
266 LOAD(prefetch, %i1 + %i3, #one_read)
299 LOAD(prefetch, %i1 + %i3, #one_read)
341 LOAD(prefetch, %i1 + %o1, #one_read)
370 LOAD(prefetch, %i1 + %o1, #one_read)
408 EX_LD(LOAD(ldx, %i1, %o4), NG_ret_i2_plus_i4)
410 EX_LD(LOAD(ldx, %i1, %g1), NG_ret_i2_plus_i4)
421 EX_LD(LOAD(ldx, %i1, %o4), NG_ret_i2_plus_8)
[all …]
A DU1memcpy.S42 #ifndef LOAD
43 #define LOAD(type,addr,dest) type [addr], dest macro
296 EX_LD_FP(LOAD(ldd, %o1, %f4), U1_g2_0_fp)
557 EX_LD_FP(LOAD(ldd, %o1, %f0), U1_g3_0_fp)
588 EX_LD(LOAD(ldx, %o1 + 0x08, %g1), U1_gs_0)
598 EX_LD(LOAD(ldx, %o1, %o5), U1_o2_0)
605 EX_LD(LOAD(lduw, %o1, %o5), U1_o2_0)
621 1: EX_LD(LOAD(ldub, %o1, %o5), U1_g1_0)
639 EX_LD(LOAD(ldx, %o1, %g2), U1_o2_0)
666 1: EX_LD(LOAD(lduw, %o1, %g1), U1_o2_0)
[all …]
A Dcsum_copy_from_user.S20 #define LOAD(type,addr,dest) type##a [addr] %asi, dest macro
A DU3copy_from_user.S24 #define LOAD(type,addr,dest) type##a [addr] %asi, dest macro
A DGENcopy_from_user.S20 #define LOAD(type,addr,dest) type##a [addr] ASI_AIUS, dest macro
A DNGcopy_from_user.S20 #define LOAD(type,addr,dest) type##a [addr] ASI_AIUS, dest macro
A DM7copy_from_user.S29 #define LOAD(type,addr,dest) type##a [addr] %asi, dest macro
A DNG4copy_from_user.S28 #define LOAD(type,addr,dest) type##a [addr] %asi, dest macro
A DU1copy_from_user.S24 #define LOAD(type,addr,dest) type##a [addr] %asi, dest macro
A DNG2copy_from_user.S32 #define LOAD(type,addr,dest) type##a [addr] %asi, dest macro
/arch/mips/cavium-octeon/
A Docteon-memcpy.S84 #define LOAD ld macro
187 EXC( LOAD t0, UNIT(0)(src), l_exc)
188 EXC( LOAD t1, UNIT(1)(src), l_exc_copy)
235 EXC( LOAD t0, UNIT(0)(src), l_exc)
262 EXC( LOAD t0, UNIT(0)(src), l_exc)
285 EXC( LOAD t0, 0(src), l_exc)
295 EXC( LOAD t0, 0(src), l_exc)
305 EXC( LOAD t0, 0(src), l_exc)
396 LOAD t0, TI_TASK($28)
397 LOAD t0, THREAD_BUADDR(t0)
[all …]
/arch/mips/lib/
A Dcsum_partial.S43 #define LOAD ld macro
50 #define LOAD lw macro
367 #undef LOAD
472 LOAD(t0, UNIT(0)(src))
473 LOAD(t1, UNIT(1)(src))
474 LOAD(t2, UNIT(2)(src))
475 LOAD(t3, UNIT(3)(src))
476 LOAD(t4, UNIT(4)(src))
477 LOAD(t5, UNIT(5)(src))
541 LOAD(t0, 0(src))
[all …]
A Dmemcpy.S325 LOAD(t0, UNIT(0)(src), .Ll_exc\@)
326 LOAD(t1, UNIT(1)(src), .Ll_exc_copy\@)
327 LOAD(t2, UNIT(2)(src), .Ll_exc_copy\@)
328 LOAD(t3, UNIT(3)(src), .Ll_exc_copy\@)
330 LOAD(t4, UNIT(4)(src), .Ll_exc_copy\@)
331 LOAD(t7, UNIT(5)(src), .Ll_exc_copy\@)
334 LOAD(t0, UNIT(6)(src), .Ll_exc_copy\@)
335 LOAD(t1, UNIT(7)(src), .Ll_exc_copy\@)
360 LOAD( t0, UNIT(0)(src), .Ll_exc\@)
383 LOAD(t0, 0(src), .Ll_exc\@)
[all …]
/arch/powerpc/include/asm/
A Dsstep.h24 LOAD, /* load and store types need to be contiguous */ enumerator
52 #define OP_IS_LOAD(type) ((LOAD <= (type) && (type) <= LOAD_VSX) || (type) == LARX)
54 #define OP_IS_LOAD_STORE(type) (LOAD <= (type) && (type) <= STCX)
/arch/arm/mach-spear/
A Dtime.c38 #define LOAD(x) ((x) * 0x80 + 0x88) macro
81 writew(0xFFFF, gpt_base + LOAD(CLKSRC)); in spear_clocksource_init()
133 writew(period, gpt_base + LOAD(CLKEVT)); in spear_set_periodic()
162 writew(cycles, gpt_base + LOAD(CLKEVT)); in clockevent_next_event()
/arch/arm64/net/
A Dbpf_jit.h61 #define A64_LDRB(Wt, Xn, Xm) A64_LS_REG(Wt, Xn, Xm, 8, LOAD)
64 #define A64_LDRH(Wt, Xn, Xm) A64_LS_REG(Wt, Xn, Xm, 16, LOAD)
67 #define A64_LDR32(Wt, Xn, Xm) A64_LS_REG(Wt, Xn, Xm, 32, LOAD)
70 #define A64_LDR64(Xt, Xn, Xm) A64_LS_REG(Xt, Xn, Xm, 64, LOAD)
78 #define A64_LDRBI(Wt, Xn, imm) A64_LS_IMM(Wt, Xn, imm, 8, LOAD)
81 #define A64_LDRHI(Wt, Xn, imm) A64_LS_IMM(Wt, Xn, imm, 16, LOAD)
84 #define A64_LDR32I(Wt, Xn, imm) A64_LS_IMM(Wt, Xn, imm, 32, LOAD)
87 #define A64_LDR64I(Xt, Xn, imm) A64_LS_IMM(Xt, Xn, imm, 64, LOAD)
103 #define A64_POP(Rt, Rt2, Rn) A64_LS_PAIR(Rt, Rt2, Rn, 16, LOAD, POST_INDEX)
/arch/m68k/fpsp040/
A Dstwotox.S234 lea EXPTBL,%a1 | ...LOAD ADDRESS OF TABLE OF 2^(J/64)
337 lea EXPTBL,%a1 | ...LOAD ADDRESS OF TABLE OF 2^(J/64)

Completed in 697 milliseconds

12