Searched refs:MSR_IA32_MCx_CTL2 (Results 1 – 4 of 4) sorted by relevance
144 rdmsrq(MSR_IA32_MCx_CTL2(bank), val); in cmci_set_threshold()146 wrmsrq(MSR_IA32_MCx_CTL2(bank), val | thresh); in cmci_set_threshold()187 rdmsrq(MSR_IA32_MCx_CTL2(bank), *val); in cmci_skip_bank()235 wrmsrq(MSR_IA32_MCx_CTL2(bank), val); in cmci_claim_bank()236 rdmsrq(MSR_IA32_MCx_CTL2(bank), val); in cmci_claim_bank()327 rdmsrq(MSR_IA32_MCx_CTL2(bank), val); in __cmci_disable_bank()329 wrmsrq(MSR_IA32_MCx_CTL2(bank), val); in __cmci_disable_bank()
584 #define MSR_IA32_MCx_CTL2(x) (MSR_IA32_MC0_CTL2 + (x)) macro
3498 case MSR_IA32_MC0_CTL2 ... MSR_IA32_MCx_CTL2(KVM_MAX_MCE_BANKS) - 1: in set_msr_mce()3499 last_msr = MSR_IA32_MCx_CTL2(bank_num) - 1; in set_msr_mce()4069 case MSR_IA32_MC0_CTL2 ... MSR_IA32_MCx_CTL2(KVM_MAX_MCE_BANKS) - 1: in kvm_set_msr_common()4189 case MSR_IA32_MC0_CTL2 ... MSR_IA32_MCx_CTL2(KVM_MAX_MCE_BANKS) - 1: in get_msr_mce()4190 last_msr = MSR_IA32_MCx_CTL2(bank_num) - 1; in get_msr_mce()4418 case MSR_IA32_MC0_CTL2 ... MSR_IA32_MCx_CTL2(KVM_MAX_MCE_BANKS) - 1: in kvm_get_msr_common()
2189 case MSR_IA32_MC0_CTL2 ... MSR_IA32_MCx_CTL2(KVM_MAX_MCE_BANKS) - 1: in tdx_has_emulated_msr()
Completed in 37 milliseconds