| /arch/x86/kvm/ |
| A D | emulate.c | 4142 N, N, N, N, N, N, N, N, 4173 N, N, N, N, N, N, N, N, 4175 N, N, N, N, N, N, N, N, 4177 N, N, N, N, N, N, N, N, 4179 N, N, N, N, N, N, N, N, 4181 N, N, N, N, N, N, N, N, 4183 N, N, N, N, N, N, N, N, 4185 N, N, N, N, N, N, N, N, 4412 N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, 4461 N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, N, [all …]
|
| /arch/m68k/fpsp040/ |
| A D | stwotox.S | 30 | decompose N as 31 | N = 64(M + M') + j, j = 0,1,2,...,63. 43 | N := round-to-int(y). Decompose N as 44 | N = 64(M + M') + j, j = 0,1,2,...,63. 232 fmovel %fp1,N(%a6) | ...N = ROUND-TO-INT(64 X) 235 fmovel N(%a6),%fp1 | ...N --> FLOATING FMT 236 movel N(%a6),%d0 241 asrl #6,%d2 | ...d2 IS L, N = 64L + J 335 fmovel %fp1,N(%a6) | ...N=INT(X*64*LOG10/LOG2) 338 fmovel N(%a6),%fp1 | ...N --> FLOATING FMT [all …]
|
| A D | setox.S | 83 | 2.4 Calculate M = (N - J)/64; so N = 64M + J. 89 | N := round-to-nearest-integer(Z) 103 | Step 3. Calculate X - N*log2/64. 108 | b) N*L1 is exact because N is no longer than 22 bits and 116 | X*64/log2 (1+eps) = N + f, |f| <= 0.5 117 | X*64/log2 - N = f - eps*X 64/log2 118 | X - N*log2/64 = f*log2/64 - eps*X 188 | 8.2 N := round-to-integer( X * 64/log2 ) 492 andil #0x3F,%d0 | ...D0 is J = N mod 64 507 faddx %fp1,%fp0 | ...X + N*L1 [all …]
|
| A D | ssin.S | 143 .set N,L_SCR2 define 205 lea PITBL+0x200,%a1 | ...TABLE OF N*PI/2, N = -32,...,32 211 movel N(%a6),%d0 224 movel N(%a6),%d0 471 fsubs TWOTO63(%a6),%fp2 | ...FP2 is N 481 |--We are now ready to perform (R+r) - N*P1 - N*P2, P1 = 2**(L) * Piby2_1 and 484 fmulx FP_SCR2(%a6),%fp4 | ...W = N*P1 512 fmovel %fp2,N(%a6) 560 lea PITBL+0x200,%a1 | ...TABLE OF N*PI/2, N = -32,...,32 566 movel N(%a6),%d0 [all …]
|
| /arch/mips/fw/arc/ |
| A D | file.c | 16 ArcRead(ULONG FileID, VOID *Buffer, ULONG N, ULONG *Count) in ArcRead() argument 18 return ARC_CALL4(read, FileID, Buffer, N, Count); in ArcRead() 22 ArcWrite(ULONG FileID, PVOID Buffer, ULONG N, PULONG Count) in ArcWrite() argument 24 return ARC_CALL4(write, FileID, Buffer, N, Count); in ArcWrite()
|
| /arch/mips/include/asm/mach-au1x00/ |
| A D | au1000.h | 275 #define MEM_SDMODE_RS_N(N) ((N) << 18) argument 281 #define MEM_SDMODE_CS_N(N) ((N) << 15) argument 282 #define MEM_SDMODE_TRAS_N(N) ((N) << 11) argument 283 #define MEM_SDMODE_TMRD_N(N) ((N) << 9) argument 284 #define MEM_SDMODE_TWR_N(N) ((N) << 7) argument 285 #define MEM_SDMODE_TRP_N(N) ((N) << 5) argument 286 #define MEM_SDMODE_TRCD_N(N) ((N) << 3) argument 287 #define MEM_SDMODE_TCL_N(N) ((N) << 0) argument 293 #define MEM_SDADDR_CSBA_N(N) ((N) & (0x03FF << 22) >> 12) argument 301 #define MEM_SDREFCFG_TRC_N(N) ((N) << MEM_SDREFCFG_TRC) argument [all …]
|
| /arch/mips/include/asm/mips-boards/ |
| A D | bonito64.h | 351 #define BONITO_GPIO_IOW(N) (1<<(BONITO_GPIO_GPIOW_SHIFT+(N))) argument 352 #define BONITO_GPIO_IOR(N) (1<<(BONITO_GPIO_GPIOR_SHIFT+(N))) argument 353 #define BONITO_GPIO_INR(N) (1<<(BONITO_GPIO_GPINR_SHIFT+(N))) argument 372 #define BONITO_ICU_MBOX(N) (1<<(BONITO_ICU_MBOXES_SHIFT+(N))) argument 373 #define BONITO_ICU_GPIO(N) (1<<(BONITO_ICU_GPIOS_SHIFT+(N))) argument 374 #define BONITO_ICU_GPIN(N) (1<<(BONITO_ICU_GPINS_SHIFT+(N))) argument
|
| /arch/loongarch/include/asm/ |
| A D | hw_breakpoint.h | 57 #define LOONGARCH_CSR_WATCH_READ(N, REG, T, VAL) \ argument 60 VAL = csr_read64(LOONGARCH_CSR_##IB##N##REG); \ 62 VAL = csr_read64(LOONGARCH_CSR_##DB##N##REG); \ 65 #define LOONGARCH_CSR_WATCH_WRITE(N, REG, T, VAL) \ argument 68 csr_write64(VAL, LOONGARCH_CSR_##IB##N##REG); \ 70 csr_write64(VAL, LOONGARCH_CSR_##DB##N##REG); \
|
| /arch/arm64/kvm/ |
| A D | Kconfig | 15 If you say N, all options in this submenu will be skipped and 43 If unsure, say N. 53 If unsure, say N. 64 say N. 66 If unsure, or not using protected nVHE (pKVM), say N. 83 If in doubt, say N.
|
| /arch/arm/include/asm/ |
| A D | hw_breakpoint.h | 110 #define ARM_DBG_READ(N, M, OP2, VAL) do {\ argument 111 asm volatile("mrc p14, 0, %0, " #N "," #M ", " #OP2 : "=r" (VAL));\ 114 #define ARM_DBG_WRITE(N, M, OP2, VAL) do {\ argument 115 asm volatile("mcr p14, 0, %0, " #N "," #M ", " #OP2 : : "r" (VAL));\
|
| /arch/mips/include/asm/mach-loongson64/ |
| A D | loongson.h | 215 #define LOONGSON_ICU_MBOX(N) (1<<(LOONGSON_ICU_MBOXES_SHIFT+(N))) argument 216 #define LOONGSON_ICU_GPIO(N) (1<<(LOONGSON_ICU_GPIOS_SHIFT+(N))) argument 217 #define LOONGSON_ICU_GPIN(N) (1<<(LOONGSON_ICU_GPINS_SHIFT+(N))) argument
|
| /arch/arm/boot/dts/nvidia/ |
| A D | tegra124-apalis-eval.dts | 157 /* EHCI instance 0: USB1_DP/N -> USBO1_DP/N */ 168 /* EHCI instance 1: USB2_DP/N -> USBH2_DP/N */ 178 /* EHCI instance 2: USB3_DP/N -> USBH4_DP/N */ 237 gpio = <&gpio TEGRA_GPIO(N, 4) GPIO_ACTIVE_HIGH>; 248 gpio = <&gpio TEGRA_GPIO(N, 5) GPIO_ACTIVE_HIGH>;
|
| A D | tegra30-apalis-eval.dts | 147 /* EHCI instance 0: USB1_DP/N -> USBO1_DP/N */ 158 /* EHCI instance 1: USB2_DP/N -> USBH2_DP/N */ 168 /* EHCI instance 2: USB3_DP/N -> USBH3_DP/N */
|
| A D | tegra124-apalis-v1.2-eval.dts | 159 /* EHCI instance 0: USB1_DP/N -> USBO1_DP/N */ 170 /* EHCI instance 1: USB2_DP/N -> USBH2_DP/N */ 180 /* EHCI instance 2: USB3_DP/N -> USBH4_DP/N */
|
| A D | tegra30-apalis-v1.1-eval.dts | 148 /* EHCI instance 0: USB1_DP/N -> USBO1_DP/N */ 159 /* EHCI instance 1: USB2_DP/N -> USBH2_DP/N */ 169 /* EHCI instance 2: USB3_DP/N -> USBH3_DP/N */
|
| /arch/alpha/include/asm/ |
| A D | switch_to.h | 9 #define switch_to(P,N,L) \ argument 11 (L) = alpha_switch_to(virt_to_phys(&task_thread_info(N)->pcb), (P)); \
|
| A D | core_cia.h | 205 #define CIA_IOC_PCI_Wn_BASE(N) (IDENT_ADDR + 0x8760000400UL + (N)*0x100) argument 206 #define CIA_IOC_PCI_Wn_MASK(N) (IDENT_ADDR + 0x8760000440UL + (N)*0x100) argument 207 #define CIA_IOC_PCI_Tn_BASE(N) (IDENT_ADDR + 0x8760000480UL + (N)*0x100) argument
|
| /arch/arm64/include/asm/ |
| A D | hw_breakpoint.h | 98 #define AARCH64_DBG_READ(N, REG, VAL) do {\ argument 99 VAL = read_sysreg(dbg##REG##N##_el1);\ 102 #define AARCH64_DBG_WRITE(N, REG, VAL) do {\ argument 103 write_sysreg(VAL, dbg##REG##N##_el1);\
|
| /arch/openrisc/include/asm/ |
| A D | spr_defs.h | 108 #define SPR_DVR(N) (SPRGROUP_D + (N)) argument 109 #define SPR_DCR(N) (SPRGROUP_D + 8 + (N)) argument 118 #define SPR_PCCR(N) (SPRGROUP_PC + (N)) argument 119 #define SPR_PCMR(N) (SPRGROUP_PC + 8 + (N)) argument
|
| /arch/sh/math-emu/ |
| A D | math.c | 70 #define CMP_X(SZ,R,M,N) do{ \ argument 72 UNPACK_##SZ(Fm, M); UNPACK_##SZ(Fn, N); \ 74 #define EQ_X(SZ,R,M,N) do{ \ argument 76 UNPACK_##SZ(Fm, M); UNPACK_##SZ(Fn, N); \ 101 #define ARITH_X(SZ,OP,M,N) do{ \ argument 103 UNPACK_##SZ(Fm, M); UNPACK_##SZ(Fn, N); \ 105 PACK_##SZ(N, Fr); }while(0) 287 #define EMU_FLOAT_X(SZ,N) do { \ in NOTYETn() argument 290 PACK_##SZ(N, Fn); }while(0) in NOTYETn() 303 #define EMU_FTRC_X(SZ,N) do { \ argument [all …]
|
| /arch/mips/include/asm/mach-loongson2ef/ |
| A D | loongson.h | 204 #define LOONGSON_ICU_MBOX(N) (1<<(LOONGSON_ICU_MBOXES_SHIFT+(N))) argument 205 #define LOONGSON_ICU_GPIO(N) (1<<(LOONGSON_ICU_GPIOS_SHIFT+(N))) argument 206 #define LOONGSON_ICU_GPIN(N) (1<<(LOONGSON_ICU_GPINS_SHIFT+(N))) argument
|
| /arch/openrisc/ |
| A D | Kconfig | 92 Selecting 'N' here will allow the kernel to force flushing of data 96 If unsure say N here 139 Say N if you are unsure. 152 Say N if you are unsure. 165 Say N if you are unsure. 178 Say N if you are unsure. 192 a system with only one CPU, say N. If you have a system with more 195 If you don't know what to do here, say N. 218 Say N here if you know that your OpenRISC processor has 230 On a unicore system it's safe to say N here if you are unsure. [all …]
|
| /arch/riscv/ |
| A D | Kconfig.vendor | 12 Say N here if you want to disable all Andes vendor extension 25 Say N here if you want to disable all SiFive vendor extension 38 Say N here to disable detection of and support for all T-Head vendor 51 Say N here if you want to disable all xtheadvector related procedures
|
| /arch/s390/kvm/ |
| A D | Kconfig | 15 If you say N, all options in this submenu will be skipped and disabled. 44 If unsure, say N. 53 If unsure, say N.
|
| /arch/sh/ |
| A D | Kconfig.debug | 14 If unsure, say N. 23 performance hit. Most users should say N. 34 initialised. If unsure, say N. 62 the kernel in size a bit, most users will want to say N here. 84 For all other cases, say N. If this option seems perplexing, or 85 you aren't sure, say N.
|