| /arch/loongarch/kernel/ |
| A D | hw_breakpoint.c | 37 case (OFF + N): \
42 case (OFF + N): \
47 READ_WB_REG_CASE(OFF, 0, REG, T, VAL); \
48 READ_WB_REG_CASE(OFF, 1, REG, T, VAL); \
49 READ_WB_REG_CASE(OFF, 2, REG, T, VAL); \
50 READ_WB_REG_CASE(OFF, 3, REG, T, VAL); \
51 READ_WB_REG_CASE(OFF, 4, REG, T, VAL); \
52 READ_WB_REG_CASE(OFF, 5, REG, T, VAL); \
53 READ_WB_REG_CASE(OFF, 6, REG, T, VAL); \
54 READ_WB_REG_CASE(OFF, 7, REG, T, VAL); \
[all …]
|
| /arch/arm64/kernel/ |
| A D | hw_breakpoint.c | 62 case (OFF + N): \
67 case (OFF + N): \
72 READ_WB_REG_CASE(OFF, 0, REG, VAL); \
73 READ_WB_REG_CASE(OFF, 1, REG, VAL); \
74 READ_WB_REG_CASE(OFF, 2, REG, VAL); \
75 READ_WB_REG_CASE(OFF, 3, REG, VAL); \
76 READ_WB_REG_CASE(OFF, 4, REG, VAL); \
77 READ_WB_REG_CASE(OFF, 5, REG, VAL); \
78 READ_WB_REG_CASE(OFF, 6, REG, VAL); \
87 READ_WB_REG_CASE(OFF, 15, REG, VAL)
[all …]
|
| /arch/arm64/boot/dts/renesas/ |
| A D | salvator-xs.dtsi | 69 * 1) Default setting of SW31: ON-ON-OFF-OFF-OFF-OFF:
71 * 2) Changed setting of SW31: OFF-OFF-ON-ON-ON-ON:
|
| A D | r8a77970-eagle-function-expansion.dtso | 16 /* Eagle: SW18 set to OFF */
29 /* Eagle: SW35 set 5, 6 and 8 to OFF */
43 /* Eagle: SW18 set to OFF */
|
| A D | r8a774e1-hihope-rzg2h-ex.dts | 17 /* Set SW43 = ON and SW1001[7] = OFF for SATA port to be activated */
|
| A D | r8a774a1-hihope-rzg2m-ex.dts | 18 /* SW43 should be OFF, if in ON state SATA port will be activated */
|
| A D | r8a774b1-hihope-rzg2n-ex.dts | 18 /* Set SW43 = ON and SW1001[7] = OFF for SATA port to be activated */
|
| A D | r8a774a1-hihope-rzg2m-rev2-ex.dts | 17 /* SW43 should be OFF, if in ON state SATA port will be activated */
|
| A D | rzg2l-smarc-som.dtsi | 12 /* SW1[2] should be at position 2/OFF to enable 64 GB eMMC */
263 * SW1[2] should be at position 2/OFF to enable 64 GB eMMC
|
| A D | rzg2lc-smarc-som.dtsi | 182 * SW1[2] should be at OFF position to enable 64 GB eMMC
|
| /arch/powerpc/kernel/ |
| A D | eeh_pe.c | 700 #define BYTE_SWAP(OFF) (8*((OFF)/4)+3-(OFF)) argument
701 #define SAVED_BYTE(OFF) (((u8 *)(edev->config_space))[BYTE_SWAP(OFF)]) argument
|
| /arch/arm/boot/dts/marvell/ |
| A D | armada-385-synology-ds116.dts | 59 * "6" : turn the power LED OFF
60 * "7" : turn the status LED OFF
64 * "B" : turn the motherboard LED OFF
|
| /arch/sparc/net/ |
| A D | bpf_jit_comp_32.c | 211 #define emit_ldmem(OFF, DEST) \ argument
212 do { *prog++ = LD32I | RS1(SP) | S13(BIAS - (OFF)) | RD(DEST); \
215 #define emit_stmem(OFF, SRC) \ argument
216 do { *prog++ = ST32I | RS1(SP) | S13(BIAS - (OFF)) | RD(SRC); \
252 #define emit_branch_off(BR_OPC, OFF) \ argument
253 do { *prog++ = BR_OPC | WDISP22(OFF); \
|
| /arch/riscv/include/asm/ |
| A D | vector.h | 94 regs->status = __riscv_v_vstate_or(regs->status, OFF); in riscv_v_vstate_off()
104 return !__riscv_v_vstate_check(regs->status, OFF); in riscv_v_vstate_query()
|
| /arch/arm64/boot/dts/qcom/ |
| A D | sm8650-hdk-display-card.dtso | 8 * This requires S5702 Switch 7 to be turned to OFF to route DSI0 to the display panel
|
| /arch/arm/mach-omap2/ |
| A D | sleep34xx.S | 354 cmp r4, #0x0 @ Check if previous power state of CORE is OFF
374 cmp r2, #0x0 @ Check if previous power state of CORE is OFF
392 cmp r2, #0x0 @ Check if target power state was OFF or RET
|
| /arch/arm/mach-omap1/ |
| A D | board-osk.c | 238 tps65010_set_led(LED2, OFF); in osk_tps_setup()
|
| /arch/arm64/boot/dts/amlogic/ |
| A D | meson-gxl-s905x-khadas-vim.dts | 173 "Power OFF",
|
| /arch/arm/boot/dts/renesas/ |
| A D | r8a7742-iwg21d-q7-dbcm-ca.dts | 238 * Set SW1 switch on camera board to 'OFF' as we are using 8bit mode
|
| A D | r8a7742-iwg21d-q7.dts | 312 * OFF = mini-PCIe (connector-J26)
|
| /arch/arm/boot/dts/ti/omap/ |
| A D | am335x-bone-common.dtsi | 309 * Configure pmic to enter OFF-state instead of SLEEP-state ("RTC-only
|
| A D | dra72-evm-common.dtsi | 319 * SW5.9 (GPMC_WPN) = OFF (HIGH)
|
| A D | am335x-guardian.dts | 299 * Configure pmic to enter OFF-state instead of SLEEP-state ("RTC-only
|
| /arch/arm/boot/dts/samsung/ |
| A D | exynos5410-odroidxu.dts | 363 * MMC Device 1: Clock OFF has been failed.
|
| /arch/arm64/boot/dts/ti/ |
| A D | k3-am62a-main.dtsi | 1111 <0x00 0x3020a000 0x00 0x1000>, /* vp1: Tied OFF in the SoC */
|