Searched refs:REG2 (Results 1 – 11 of 11) sorted by relevance
| /arch/sparc/include/asm/ |
| A D | tsb.h | 161 andn REG2, 0x7, REG2; \
166 andn REG2, 0x7, REG2; \
171 sllx REG2, 32, REG2; \
175 sllx REG2, 1, REG2; \
178 andn REG2, 0x7, REG2; \
182 sllx REG2, 32, REG2; \
188 and VADDR, REG2, REG2; \
193 andn REG2, 0x7, REG2; \
221 sllx REG2, 1, REG2; \
350 sllx REG2, 4, REG2; \
[all …]
|
| A D | trap_block.h | 184 #define LOAD_PER_CPU_BASE(DEST, THR, REG1, REG2, REG3) \ argument
186 sethi %hi(trap_block), REG2; \
188 or REG2, %lo(trap_block), REG2; \
189 add REG2, REG1, REG2; \
190 ldx [REG2 + TRAP_PER_CPU_PER_CPU_BASE], DEST;
213 #define LOAD_PER_CPU_BASE(DEST, THR, REG1, REG2, REG3) argument
|
| /arch/arm64/boot/dts/rockchip/ |
| A D | rk3368-evb-act8846.dts | 61 vcc_io: REG2 {
|
| /arch/arm/boot/dts/rockchip/ |
| A D | rk3288-evb-act8846.dts | 92 vcc_io: REG2 {
|
| A D | rk3288-firefly-reload-core.dtsi | 119 vcc_io: REG2 {
|
| A D | rk3288-rock2-som.dtsi | 105 vcc_io: vccio_codec: REG2 {
|
| A D | rk3188-radxarock.dts | 207 vdd_log: REG2 {
|
| A D | rk3288-r89.dts | 186 vcc_io: REG2 {
|
| A D | rk3288-miqi.dts | 193 vcc_io: REG2 {
|
| A D | rk3288-firefly.dtsi | 270 vcc_io: REG2 {
|
| A D | rk3188-bqedison2qc.dts | 325 vdd_log: REG2 {
|
Completed in 21 milliseconds