Searched refs:REG_PTR (Results 1 – 3 of 3) sorted by relevance
| /arch/riscv/kernel/ |
| A D | traps_misaligned.c | 145 #define REG_PTR(insn, pos, regs) \ macro
148 #define GET_RS1(insn, regs) (*REG_PTR(insn, SH_RS1, regs))
149 #define GET_RS2(insn, regs) (*REG_PTR(insn, SH_RS2, regs))
150 #define GET_RS1S(insn, regs) (*REG_PTR(RVC_RS1S(insn), 0, regs))
151 #define GET_RS2S(insn, regs) (*REG_PTR(RVC_RS2S(insn), 0, regs))
152 #define GET_RS2C(insn, regs) (*REG_PTR(insn, SH_RS2C, regs))
153 #define GET_SP(regs) (*REG_PTR(2, 0, regs))
154 #define SET_RD(insn, regs, val) (*REG_PTR(insn, SH_RD, regs) = (val))
|
| /arch/riscv/kvm/ |
| A D | vcpu_insn.c | 123 #define REG_PTR(insn, pos, regs) \ macro
128 #define GET_RS1(insn, regs) (*REG_PTR(insn, SH_RS1, regs))
129 #define GET_RS2(insn, regs) (*REG_PTR(insn, SH_RS2, regs))
130 #define GET_RS1S(insn, regs) (*REG_PTR(RVC_RS1S(insn), 0, regs))
131 #define GET_RS2S(insn, regs) (*REG_PTR(RVC_RS2S(insn), 0, regs))
132 #define GET_RS2C(insn, regs) (*REG_PTR(insn, SH_RS2C, regs))
133 #define GET_SP(regs) (*REG_PTR(2, 0, regs))
134 #define SET_RD(insn, regs, val) (*REG_PTR(insn, SH_RD, regs) = (val))
|
| /arch/alpha/kernel/ |
| A D | pc873xx.h | 11 #define REG_PTR 0x02 macro
|
Completed in 7 milliseconds