Home
last modified time | relevance | path

Searched refs:RISCV_HWPROBE_MISALIGNED_SCALAR_UNKNOWN (Results 1 – 4 of 4) sorted by relevance

/arch/riscv/kernel/
A Dunaligned_access_speed.c24 DEFINE_PER_CPU(long, misaligned_access_speed) = RISCV_HWPROBE_MISALIGNED_SCALAR_UNKNOWN;
27 static long unaligned_scalar_speed_param = RISCV_HWPROBE_MISALIGNED_SCALAR_UNKNOWN;
46 if (per_cpu(misaligned_access_speed, cpu) != RISCV_HWPROBE_MISALIGNED_SCALAR_UNKNOWN) in check_unaligned_access()
245 if (per_cpu(misaligned_access_speed, cpu) != RISCV_HWPROBE_MISALIGNED_SCALAR_UNKNOWN) { in riscv_online_cpu()
247 } else if (unaligned_scalar_speed_param != RISCV_HWPROBE_MISALIGNED_SCALAR_UNKNOWN) { in riscv_online_cpu()
448 if (unaligned_scalar_speed_param != RISCV_HWPROBE_MISALIGNED_SCALAR_UNKNOWN) { in check_unaligned_access_all_cpus()
A Dsys_hwprobe.c195 perf = RISCV_HWPROBE_MISALIGNED_SCALAR_UNKNOWN; in hwprobe_misaligned()
201 return RISCV_HWPROBE_MISALIGNED_SCALAR_UNKNOWN; in hwprobe_misaligned()
A Dtraps_misaligned.c670 *mas_ptr = RISCV_HWPROBE_MISALIGNED_SCALAR_UNKNOWN; in check_unaligned_access_emulated()
/arch/riscv/include/uapi/asm/
A Dhwprobe.h96 #define RISCV_HWPROBE_MISALIGNED_SCALAR_UNKNOWN 0 macro

Completed in 8 milliseconds