Home
last modified time | relevance | path

Searched refs:RS (Results 1 – 25 of 28) sorted by relevance

12

/arch/mips/mm/
A Duasm-mips.c61 [insn_bgtz] = {M(bgtz_op, 0, 0, 0, 0, 0), RS | BIMM},
62 [insn_blez] = {M(blez_op, 0, 0, 0, 0, 0), RS | BIMM},
80 RS | RT | RD},
87 RS | RT | RD},
90 RS | RT | RD},
94 RS | RT | RD},
116 [insn_jr] = {M(spec_op, 0, 0, 0, 0, jr_op), RS},
144 RS | RT | RD},
152 RS | RT | RD},
154 RS | RT | RD},
[all …]
A Duasm-micromips.c44 [insn_addiu] = {M(mm_addiu32_op, 0, 0, 0, 0, 0), RT | RS | SIMM},
46 [insn_andi] = {M(mm_andi32_op, 0, 0, 0, 0, 0), RT | RS | UIMM},
47 [insn_beq] = {M(mm_beq32_op, 0, 0, 0, 0, 0), RS | RT | BIMM},
53 [insn_bne] = {M(mm_bne32_op, 0, 0, 0, 0, 0), RT | RS | BIMM},
80 [insn_lb] = {M(mm_lb32_op, 0, 0, 0, 0, 0), RT | RS | SIMM},
82 [insn_lh] = {M(mm_lh32_op, 0, 0, 0, 0, 0), RT | RS | SIMM},
86 [insn_lw] = {M(mm_lw32_op, 0, 0, 0, 0, 0), RT | RS | SIMM},
95 [insn_ori] = {M(mm_ori32_op, 0, 0, 0, 0, 0), RT | RS | UIMM},
112 [insn_sw] = {M(mm_sw32_op, 0, 0, 0, 0, 0), RT | RS | SIMM},
121 [insn_xori] = {M(mm_xori32_op, 0, 0, 0, 0, 0), RT | RS | UIMM},
[all …]
A Duasm.c17 RS = 0x001, enumerator
/arch/powerpc/xmon/
A Dppc-opc.c565 #define RS RC + 1 macro
566 #define RT RS
568 #define RD RS
573 #define RSQ RS + 1
4920 {"mtmsr", X(31,146), XRLARB_MASK, COM, 0, {RS, A_L}},
5553 {"mtmq", XSPR(31,467, 0), XSPR_MASK, M601, 0, {RS}},
5554 {"mtxer", XSPR(31,467, 1), XSPR_MASK, COM, 0, {RS}},
5555 {"mtlr", XSPR(31,467, 8), XSPR_MASK, COM, 0, {RS}},
5556 {"mtctr", XSPR(31,467, 9), XSPR_MASK, COM, 0, {RS}},
5563 {"mtdec", XSPR(31,467, 22), XSPR_MASK, COM, 0, {RS}},
[all …]
/arch/powerpc/platforms/powermac/
A Dtime.c53 #define RS 0x200 /* skip between registers */ macro
54 #define T1CL (4*RS) /* Timer 1 ctr/latch (low 8 bits) */
55 #define T1CH (5*RS) /* Timer 1 counter (high 8 bits) */
56 #define T1LL (6*RS) /* Timer 1 latch (low 8 bits) */
57 #define T1LH (7*RS) /* Timer 1 latch (high 8 bits) */
58 #define ACR (11*RS) /* Auxiliary control register */
59 #define IFR (13*RS) /* Interrupt flag register */
/arch/arm/boot/dts/marvell/
A Dkirkwood-openrd.dtsi60 * SelRS232or485 selects between RS-232 or RS-485
63 * Low: RS-232
64 * High: RS-485
/arch/powerpc/include/asm/
A Dasm-compat.h23 #define PPC_MTOCRF(FXM, RS) MTOCRF((FXM), RS) argument
A Dppc_asm.h470 #define MTOCRF(FXM, RS) \ argument
472 mtcrf (FXM), RS; \
474 mtocrf (FXM), RS; \
/arch/arm64/boot/dts/qcom/
A Dapq8016-schneider-hmibsc.dts423 * operation (RS-232/485/422) controlled via GPIOs configured
428 * 0 1 RS-232
429 * 1 0 RS-485
430 * 1 1 RS-422
432 * The default mode configured here is RS-232 mode.
/arch/mips/ingenic/
A DKconfig27 bool "YLM RetroMini (RS-90)"
/arch/m68k/fpsp040/
A Dstan.S236 fmulx %fp0,%fp2 | ...RS(P1+S(P2+SP3))
241 faddx %fp2,%fp0 | ...R+RS(P1+S(P2+SP3))
274 fmulx %fp1,%fp2 | ...RS(P1+S(P2+SP3))
279 faddx %fp2,%fp1 | ...R+RS(P1+S(P2+SP3))
/arch/arm64/boot/dts/freescale/
A Dimx93-phyboard-nash.dts147 /* RS-232/RS-485 */
A Dimx8mn-rve-gateway.dts267 MX8MN_IOMUXC_GPIO1_IO07_GPIO1_IO7 0x00000156 /* RS */
/arch/arm/boot/dts/aspeed/
A Daspeed-bmc-tyan-s8036.dts94 /* Rear RS-232 connector */
102 /* RS-232 connector on header */
125 /* BMC "debug" (console) UART; connected to RS-232 connector
A Daspeed-bmc-tyan-s7106.dts94 /* Rear RS-232 connector */
102 /* RS-232 connector on header */
125 /* BMC "debug" (console) UART; connected to RS-232 connector
A Daspeed-bmc-opp-romulus.dts140 /* Rear RS-232 connector */
A Daspeed-bmc-opp-nicole.dts143 /* Rear RS-232 connector */
A Daspeed-bmc-opp-palmetto.dts117 /* Rear RS-232 connector */
A Daspeed-bmc-lenovo-hr630.dts103 /* Rear RS-232 connector */
A Daspeed-bmc-opp-mowgli.dts359 /* Rear RS-232 connector */
A Daspeed-bmc-opp-witherspoon.dts302 /* Rear RS-232 connector */
A Daspeed-bmc-lenovo-hr855xg2.dts113 /* Rear RS-232 connector */
A Daspeed-bmc-inspur-fp5280g2.dts267 /* Rear RS-232 connector */
/arch/arm/boot/dts/nxp/vf/
A Dvf610-zii-scu4-aib.dts863 VF610_PAD_PTB25__UART1_RTS 0x21a2 /* Used as DE signal for the RS-485 transceiver */
871 VF610_PAD_PTD2__UART2_RTS 0x21a2 /* Used as DE signal for the RS-485 transceiver */
/arch/mips/boot/dts/ingenic/
A Drs90.dts12 model = "RS-90";

Completed in 787 milliseconds

12