Home
last modified time | relevance | path

Searched refs:SR_VS (Results 1 – 4 of 4) sorted by relevance

/arch/riscv/kvm/
A Dvcpu_vector.c24 cntx->sstatus &= ~SR_VS; in kvm_riscv_vcpu_vector_reset()
39 cntx->sstatus &= ~SR_VS; in kvm_riscv_vcpu_vector_clean()
46 if ((cntx->sstatus & SR_VS) == SR_VS_DIRTY) { in kvm_riscv_vcpu_guest_vector_save()
56 if ((cntx->sstatus & SR_VS) != SR_VS_OFF) { in kvm_riscv_vcpu_guest_vector_restore()
/arch/riscv/include/asm/
A Dvector.h30 _res = (_res & ~SR_VS) | SR_VS_##TYPE; \
39 _res = ((_val) & SR_VS) == SR_VS_##TYPE; \
112 csr_set(CSR_SSTATUS, SR_VS); in riscv_v_enable()
120 csr_clear(CSR_SSTATUS, SR_VS); in riscv_v_disable()
125 return !!(csr_read(CSR_SSTATUS) & SR_VS); in riscv_v_is_on()
A Dcsr.h27 #define SR_VS _AC(0x00000600, UL) /* Vector Status */ macro
45 #define SR_FS_VS (SR_FS | SR_VS) /* Vector and Floating-Point Unit */
/arch/riscv/kernel/
A Dhead.S460 li t1, SR_VS

Completed in 10 milliseconds