Home
last modified time | relevance | path

Searched refs:SUB (Results 1 – 10 of 10) sorted by relevance

/arch/mips/cavium-octeon/
A Docteon-memcpy.S91 #define SUB dsubu macro
286 SUB len, len, NBYTES
296 SUB len, len, NBYTES
306 SUB len, len, NBYTES
349 SUB len, len, NBYTES
362 SUB len, len, 1; \
373 SUB len, len, 1
464 SUB a2, a2, 0x1
466 SUB a1, a1, 0x1
468 SUB a0, a0, 0x1
[all …]
/arch/mips/lib/
A Dmemcpy.S156 #define SUB dsubu macro
193 #define SUB subu macro
385 SUB len, len, NBYTES
434 SUB len, len, t2
487 SUB len, len, NBYTES
503 SUB len, len, 1; \
516 SUB len, len, 1
626 SUB a2, a2, 0x1
628 SUB a1, a1, 0x1
630 SUB a0, a0, 0x1
[all …]
A Dcsum_partial.S381 #define SUB dsubu macro
401 #define SUB subu macro
480 SUB len, len, 8*NBYTES
520 SUB len, len, 4*NBYTES
543 SUB len, len, NBYTES
590 SUB t2, t2, t1 # t2 = number of bytes copied
598 SUB len, len, t2
616 SUB len, len, 4*NBYTES
649 SUB len, len, NBYTES
673 SUB len, len, 1; \
[all …]
/arch/sparc/net/
A Dbpf_jit_comp_32.c78 #define SUB F3(2, 0x04) macro
113 *prog++ = SUB | RS1(G0) | RS2(r_A) | RD(r_A); \
274 *prog++ = (SUB | RS1(R1) | RS2(R2) | RD(R3))
277 *prog++ = (SUB | IMMED | RS1(R1) | S13(IMM) | RD(R3))
292 *prog++ = (SUB | IMMED | RS1(SP) | S13(SZ) | RD(SP))
406 emit_alu_X(SUB); in bpf_jit_compile()
409 emit_alu_K(SUB, K); in bpf_jit_compile()
A Dbpf_jit_comp_64.c146 #define SUB F3(2, 0x04) macro
924 emit_alu(SUB, src, dst, ctx); in build_insn()
961 emit_alu3(SUB, dst, tmp, dst, ctx); in build_insn()
971 emit_alu3(SUB, dst, tmp, dst, ctx); in build_insn()
998 emit(SUB | RS1(0) | RS2(dst) | RD(dst), ctx); in build_insn()
1079 emit_alu_K(SUB, dst, imm, ctx); in build_insn()
1129 emit(SUB | RS1(dst) | RS2(tmp) | RD(dst), ctx); in build_insn()
1138 emit(SUB | RS1(dst) | RS2(tmp) | RD(dst), ctx); in build_insn()
/arch/arm/kernel/
A Dphys2virt.S155 @ In the non-LPAE case, all patchable instructions are ADD or SUB
164 @ SUB | cond | 0 0 1 0 0 1 0 0 | Rn | Rd | imm12 |
173 @ instructions based on bits 23:22 of the opcode, and ADD/SUB can be
189 tst ip, #PV_BIT24 @ ADD/SUB have bit 24 clear
/arch/x86/lib/
A Dx86-opcode-map.txt88 28: SUB Eb,Gb
89 29: SUB Ev,Gv
90 2a: SUB Gb,Eb
91 2b: SUB Gv,Ev
92 2c: SUB AL,Ib
93 2d: SUB rAX,Iz
957 28: SUB Eb,Gb (ev)
958 29: SUB Ev,Gv (es) | SUB Ev,Gv (66),(es)
959 2a: SUB Gb,Eb (ev)
960 2b: SUB Gv,Ev (es) | SUB Gv,Ev (66),(es)
[all …]
/arch/arm64/net/
A Dbpf_jit.h180 #define A64_SUB_I(sf, Rd, Rn, imm12) A64_ADDSUB_IMM(sf, Rd, Rn, imm12, SUB)
237 #define A64_SUB(sf, Rd, Rn, Rm) A64_ADDSUB_SREG(sf, Rd, Rn, Rm, SUB)
/arch/sh/math-emu/
A Dmath.c117 BOTH_PRmn(ARITH_X, SUB); in fsub()
/arch/m68k/ifpsp060/src/
A Dfpsp.S15111 # SUB: norms and denorms

Completed in 55 milliseconds