Home
last modified time | relevance | path

Searched refs:XCHAL_DATA_WIDTH (Results 1 – 9 of 9) sorted by relevance

/arch/xtensa/include/asm/
A Dcore.h53 #if XCHAL_DATA_WIDTH > 16
54 #define XTENSA_STACK_ALIGNMENT XCHAL_DATA_WIDTH
/arch/xtensa/variants/fsf/include/variant/
A Dcore.h80 #define XCHAL_DATA_WIDTH 4 /* data width in bytes */ macro
/arch/xtensa/variants/test_mmuhifi_c3/include/variant/
A Dcore.h87 #define XCHAL_DATA_WIDTH 8 /* data width in bytes */ macro
/arch/xtensa/variants/dc232b/include/variant/
A Dcore.h81 #define XCHAL_DATA_WIDTH 4 /* data width in bytes */ macro
/arch/xtensa/variants/dc233c/include/variant/
A Dcore.h118 #define XCHAL_DATA_WIDTH 4 /* data width in bytes */ macro
/arch/xtensa/variants/test_kc705_hifi/include/variant/
A Dcore.h137 #define XCHAL_DATA_WIDTH 8 /* data width in bytes */ macro
/arch/xtensa/variants/csp/include/variant/
A Dcore.h163 #define XCHAL_DATA_WIDTH 16 /* data width in bytes */ macro
/arch/xtensa/variants/de212/include/variant/
A Dcore.h163 #define XCHAL_DATA_WIDTH 4 /* data width in bytes */ macro
/arch/xtensa/variants/test_kc705_be/include/variant/
A Dcore.h164 #define XCHAL_DATA_WIDTH 8 /* data width in bytes */ macro

Completed in 22 milliseconds