| /arch/arm64/crypto/ |
| A D | sm4-ce-asm.h | 115 sm4e b4.4s, v24.4s; \ 123 sm4e b4.4s, v25.4s; \ 131 sm4e b4.4s, v26.4s; \ 139 sm4e b4.4s, v27.4s; \ 147 sm4e b4.4s, v28.4s; \ 155 sm4e b4.4s, v29.4s; \ 163 sm4e b4.4s, v30.4s; \ 179 rev64 b4.4s, b4.4s; \ 187 ext b4.16b, b4.16b, b4.16b, #8; \ 195 rev32 b4.16b, b4.16b; \ [all …]
|
| A D | aes-neonbs-core.S | 26 .macro in_bs_ch, b0, b1, b2, b3, b4, b5, b6, b7 35 eor \b3, \b3, \b4 36 eor \b4, \b4, \b5 44 eor \b1, \b1, \b4 45 eor \b4, \b4, \b6 53 eor \b4, \b4, \b7 58 eor \b4, \b4, \b7 66 eor \b4, \b4, \b6 68 eor \b1, \b1, \b4 75 eor \b4, \b4, \b5 [all …]
|
| A D | sm4-neon-core.S | 220 #define SM4_CRYPT_BLK8_norotate(b0, b1, b2, b3, b4, b5, b6, b7) \ argument 225 rev32 b4.16b, b4.16b; \ 235 ROUND8(0, b0, b1, b2, b3, b4, b5, b6, b7); \ 236 ROUND8(1, b1, b2, b3, b0, b5, b6, b7, b4); \ 237 ROUND8(2, b2, b3, b0, b1, b6, b7, b4, b5); \ 238 ROUND8(3, b3, b0, b1, b2, b7, b4, b5, b6); \ 246 rev32 b4.16b, b4.16b; \ 254 #define SM4_CRYPT_BLK8(b0, b1, b2, b3, b4, b5, b6, b7) \ argument 255 SM4_CRYPT_BLK8_norotate(b0, b1, b2, b3, b4, b5, b6, b7); \ 256 rotate_clockwise_4x4_2x(b0, b1, b2, b3, b4, b5, b6, b7); \
|
| A D | ghash-ce-core.S | 99 .macro __pmull_p8_tail, rq, ad, bd, nb, t, b1, b2, b3, b4 106 pmull\t t9.8h, \ad, \b4\().\nb // K = A*B4
|
| /arch/powerpc/kernel/vdso/ |
| A D | vgetrandom-chacha.S | 52 .macro quarterround4 a1 b1 c1 d1 a2 b2 c2 d2 a3 b3 c3 d3 a4 b4 c4 d4 56 add \a4, \a4, \b4 72 xor \b4, \b4, \c4 76 rotlwi \b4, \b4, 12 80 add \a4, \a4, \b4 96 xor \b4, \b4, \c4 100 rotlwi \b4, \b4, 7 103 #define QUARTERROUND4(a1,b1,c1,d1,a2,b2,c2,d2,a3,b3,c3,d3,a4,b4,c4,d4) \ argument 107 state##a4 state##b4 state##c4 state##d4
|
| /arch/arm/include/asm/ |
| A D | xor.h | 32 : "=r" (src), "=r" (b1), "=r" (b2), "=r" (b3), "=r" (b4) \ 34 __XOR(a1, b1); __XOR(a2, b2); __XOR(a3, b3); __XOR(a4, b4) 58 register unsigned int b4 __asm__("lr"); in xor_arm4regs_2() 80 register unsigned int b4 __asm__("lr"); in xor_arm4regs_3()
|
| /arch/arm/crypto/ |
| A D | aes-neonbs-core.S | 80 .macro in_bs_ch, b0, b1, b2, b3, b4, b5, b6, b7 89 veor \b3, \b3, \b4 90 veor \b4, \b4, \b5 98 veor \b1, \b1, \b4 99 veor \b4, \b4, \b6 107 veor \b4, \b4, \b7 112 veor \b4, \b4, \b7 120 veor \b4, \b4, \b6 122 veor \b1, \b1, \b4 129 veor \b4, \b4, \b5 [all …]
|
| A D | ghash-ce-core.S | 96 .macro __pmull_p64, rd, rn, rm, b1, b2, b3, b4 110 .macro __pmull_p8, rq, ad, bd, b1=t4l, b2=t3l, b3=t4l, b4=t3l 131 .ifc \b4, t3l 136 vmull.p8 t3q, \ad, \b4 @ K = A*B4
|
| /arch/powerpc/boot/dts/fsl/ |
| A D | b4si-post.dtsi | 59 compatible = "fsl,b4-pcie", "fsl,qoriq-pcie-v2.4"; 90 compatible = "fsl,b4-dcsr-epu", "fsl,dcsr-epu"; 99 compatible = "fsl,b4-dcsr-cnpc", "fsl,dcsr-cnpc"; 111 compatible = "fsl,b4-dcsr-dpaa", "fsl,dcsr-dpaa"; 115 compatible = "fsl,b4-dcsr-ocn", "fsl,dcsr-ocn"; 124 compatible = "fsl,b4-dcsr-nal", "fsl,dcsr-nal"; 128 compatible = "fsl,b4-dcsr-rcpm", "fsl,dcsr-rcpm"; 132 compatible = "fsl,b4-dcsr-snpc", "fsl,dcsr-snpc"; 136 compatible = "fsl,b4-dcsr-snpc", "fsl,dcsr-snpc"; 394 compatible = "fsl,b4-device-config"; [all …]
|
| A D | b4420si-post.dtsi | 84 compatible = "fsl,b4420-clockgen", "fsl,b4-clockgen",
|
| A D | b4860si-post.dtsi | 253 compatible = "fsl,b4860-clockgen", "fsl,b4-clockgen",
|
| /arch/arm/boot/dts/st/ |
| A D | stm32h7-pinctrl.dtsi | 72 sdmmc1_b4_pins_a: sdmmc1-b4-0 { 86 sdmmc1_b4_od_pins_a: sdmmc1-b4-od-0 { 105 sdmmc1_b4_sleep_pins_a: sdmmc1-b4-sleep-0 { 140 sdmmc2_b4_pins_a: sdmmc2-b4-0 { 154 sdmmc2_b4_od_pins_a: sdmmc2-b4-od-0 { 173 sdmmc2_b4_sleep_pins_a: sdmmc2-b4-sleep-0 {
|
| A D | stm32mp15-pinctrl.dtsi | 1972 sdmmc1_b4_pins_a: sdmmc1-b4-0 { 1992 sdmmc1_b4_od_pins_a: sdmmc1-b4-od-0 { 2042 sdmmc1_b4_pins_b: sdmmc1-b4-1 { 2062 sdmmc1_b4_od_pins_b: sdmmc1-b4-od-1 { 2163 sdmmc2_b4_pins_a: sdmmc2-b4-0 { 2183 sdmmc2_b4_od_pins_a: sdmmc2-b4-od-0 { 2220 sdmmc2_b4_pins_b: sdmmc2-b4-1 { 2265 sdmmc2_b4_pins_c: sdmmc2-b4-2 { 2440 sdmmc3_b4_pins_a: sdmmc3-b4-0 { 2497 sdmmc3_b4_pins_b: sdmmc3-b4-1 { [all …]
|
| A D | stm32mp157c-ultra-fly-sbc.dts | 663 sdmmc1_ux_b4_pins_a: sdmmc1-ux-b4-0 { 682 sdmmc1_ux_b4_od_pins_a: sdmmc1-b4-od-0 { 706 sdmmc1_ux_b4_sleep_pins_a: sdmmc1-b4-sleep-0 { 717 sdmmc2_ux_b4_pins_a: sdmmc2-ux-b4-0 { 736 sdmmc2_ux_b4_od_pins_a: sdmmc2-ux-b4-od-0 { 760 sdmmc2_ux_b4_sleep_pins_a: sdmmc2-ux-b4-sleep-0 {
|
| A D | stm32mp13-pinctrl.dtsi | 641 sdmmc1_b4_pins_a: sdmmc1-b4-0 { 655 sdmmc1_b4_od_pins_a: sdmmc1-b4-od-0 { 674 sdmmc1_b4_sleep_pins_a: sdmmc1-b4-sleep-0 { 696 sdmmc2_b4_pins_a: sdmmc2-b4-0 { 710 sdmmc2_b4_od_pins_a: sdmmc2-b4-od-0 { 729 sdmmc2_b4_sleep_pins_a: sdmmc2-b4-sleep-0 {
|
| /arch/powerpc/crypto/ |
| A D | aes-tab-4k.S | 68 .long R(b4, 5a, 5a, ee), R(5b, a0, a0, fb) 125 .long R(d8, 6c, 6c, b4), R(ac, 56, 56, fa) 132 .long R(73, b4, b4, c7), R(97, c6, c6, 51) 183 .long R(c9, 20, ac, 66), R(7d, ce, 3a, b4) 196 .long R(8a, cf, 1c, 2b), R(a7, 79, b4, 92) 221 .long R(b4, ee, 96, d2), R(1b, 9b, 91, 9e) 289 .long R(d8, b4, e4, 9c), R(64, 56, c1, 90)
|
| /arch/arm64/boot/dts/st/ |
| A D | stm32mp25-pinctrl.dtsi | 183 sdmmc1_b4_pins_a: sdmmc1-b4-0 { 202 sdmmc1_b4_od_pins_a: sdmmc1-b4-od-0 { 226 sdmmc1_b4_sleep_pins_a: sdmmc1-b4-sleep-0 {
|
| /arch/arm/boot/dts/ti/omap/ |
| A D | dm816x-clocks.dtsi | 167 sysclk24_ck: sysclk24_ck@3b4 {
|
| /arch/x86/kernel/ |
| A D | uprobes.c | 47 #define W(row, b0, b1, b2, b3, b4, b5, b6, b7, b8, b9, ba, bb, bc, bd, be, bf)\ argument 49 (b4##UL << 0x4)|(b5##UL << 0x5)|(b6##UL << 0x6)|(b7##UL << 0x7) | \
|
| /arch/x86/kernel/kprobes/ |
| A D | core.c | 64 #define W(row, b0, b1, b2, b3, b4, b5, b6, b7, b8, b9, ba, bb, bc, bd, be, bf)\ argument 66 (b4##UL << 0x4)|(b5##UL << 0x5)|(b6##UL << 0x6)|(b7##UL << 0x7) | \
|
| /arch/x86/net/ |
| A D | bpf_jit_comp.c | 43 #define EMIT4(b1, b2, b3, b4) EMIT((b1) + ((b2) << 8) + ((b3) << 16) + ((b4) << 24), 4) argument 44 #define EMIT5(b1, b2, b3, b4, b5) \ argument 45 do { EMIT1(b1); EMIT4(b2, b3, b4, b5); } while (0) 53 #define EMIT4_off32(b1, b2, b3, b4, off) \ argument 54 do { EMIT4(b1, b2, b3, b4); EMIT(off, 4); } while (0)
|
| A D | bpf_jit_comp32.c | 70 #define EMIT4(b1, b2, b3, b4) \ argument 71 EMIT((b1) + ((b2) << 8) + ((b3) << 16) + ((b4) << 24), 4) 79 #define EMIT4_off32(b1, b2, b3, b4, off) \ argument 80 do { EMIT4(b1, b2, b3, b4); EMIT(off, 4); } while (0)
|
| /arch/arm/boot/dts/amlogic/ |
| A D | meson8b-odroidc1.dts | 195 ethernet_mac_address: mac@1b4 {
|
| /arch/arm/boot/dts/ti/keystone/ |
| A D | keystone-k2hk-clocks.dtsi | 363 clkvcp6: clkvcp6@23500b4 {
|
| /arch/m68k/ifpsp060/ |
| A D | itest.sa | 206 dc.l $ffc061ff,$0000428e,$4a0066ff,$000042b4 622 dc.l $ff8c61ff,$0000288e,$4a0066ff,$000028b4 1246 dc.l $ff8c61ff,$0000018e,$4a0066ff,$000001b4
|