Home
last modified time | relevance | path

Searched refs:bpp (Results 1 – 25 of 33) sorted by relevance

12

/arch/x86/boot/
A Dvideo-vesa.c93 mi->depth = vminfo.bpp; in vesa_probe()
217 boot_params.screen_info.lfb_depth = vminfo.bpp; in vesa_store_mode_params_graphics()
226 if (vminfo.bpp <= 8) in vesa_store_mode_params_graphics()
A Dvesa.h43 u8 bpp; /* 25 */ member
/arch/arm/mach-pxa/
A Dam200epd.c49 .bpp = 16,
63 .bpp = 16,
77 .bpp = 16,
A Dspitz.c792 .bpp = 16,
804 .bpp = 16,
/arch/powerpc/boot/
A Dredboot.h44 short bpp; /* Bits/pixel */ member
/arch/powerpc/sysdev/
A Dfsl_soc.h32 unsigned int bpp);
/arch/powerpc/platforms/512x/
A Dmpc512x_shared.c209 unsigned long mode, pix_fmt, res, bpp; in mpc512x_init_diu() local
244 bpp = ((pix_fmt >> 16) & 0x3) + 1; in mpc512x_init_diu()
246 diu_shared_fb.fb_len = ((res & 0xfff0000) >> 16) * (res & 0xfff) * bpp; in mpc512x_init_diu()
/arch/arm/mach-s3c/
A DMakefile.s3c64xx32 obj-$(CONFIG_S3C64XX_SETUP_FB_24BPP) += setup-fb-24bpp-s3c64xx.o
A DKconfig.s3c64xx75 Common setup code for S3C64XX with an 24bpp RGB display helper.
/arch/arm/mach-sa1100/
A Dh3600.c94 .pixclock = 174757, .bpp = 16,
A Dassabet.c361 .pixclock = 171521, .bpp = 16,
389 .pixclock = 67797, .bpp = 16,
A Dcollie.c329 .pixclock = 171521, .bpp = 16,
/arch/arm64/boot/dts/freescale/
A Dimx8mp-tx8p-ml81-moduline-display-106-av123z7m-n17.dtso122 * display pixelclock * bpp / lanes / 2 = dsi clock
/arch/arm/boot/dts/nxp/imx/
A Dimx6q-gw54xx.dts66 * The 8bpp YUV422 semi-planar mode outputs CbCr[11:4]
A Dimx6qdl-gw551x.dtsi415 * The 8bpp YUV422 semi-planar mode outputs CbCr[11:4]
/arch/arm/boot/dts/ti/omap/
A Dam335x-sbc-t335.dts26 bpp = <32>;
A Dam335x-pdu001.dts61 bpp = <16>;
/arch/arm/boot/dts/arm/
A Dintegratorap-im-pd1.dts248 /* 640x480 16bpp @ 25.175MHz is 36827428 bytes/s */
A Dvexpress-v2p-ca9.dts95 /* 1024x768 16bpp @65MHz */
A Dintegratorcp.dts297 /* 640x480 16bpp @ 25.175MHz is 36827428 bytes/s */
A Dversatile-ab.dts283 /* 800x600 16bpp @ 36MHz works fine */
A Darm-realview-eb.dtsi433 /* 1024x768 16bpp @65MHz works fine */
A Dvexpress-v2m-rs1.dtsi407 /* 800x600 16bpp @36MHz works fine */
/arch/x86/kernel/
A De820.c292 struct change_member * const *app = a, * const *bpp = b; in cpcompare() local
293 const struct change_member *ap = *app, *bp = *bpp; in cpcompare()
/arch/arm/boot/dts/ti/davinci/
A Dda850-evm.dts58 bpp = <16>;

Completed in 35 milliseconds

12