Home
last modified time | relevance | path

Searched refs:car (Results 1 – 13 of 13) sorted by relevance

/arch/arm/mach-tegra/
A Dsleep-tegra30.S163 .macro pll_iddq_exit, rd, car, iddq, iddq_bit
164 ldr \rd, [\car, #\iddq]
166 str \rd, [\car, #\iddq]
169 .macro pll_iddq_entry, rd, car, iddq, iddq_bit
170 ldr \rd, [\car, #\iddq]
172 str \rd, [\car, #\iddq]
/arch/powerpc/platforms/52xx/
A Dmpc52xx_pci.c92 u32 car; /* PCI + 0xF8 */ member
250 hose->cfg_addr = &pci_regs->car; in mpc52xx_pci_setup()
/arch/alpha/kernel/
A Dsetup.c1225 unsigned long car, size; in determine_cpu_caches() local
1230 car = *(vuip) phys_to_virt (0x120000078UL); in determine_cpu_caches()
1231 size = 64*1024 * (1 << ((car >> 5) & 7)); in determine_cpu_caches()
1233 L2 = (car & 1 ? CSHAPE (size, 3, 1) : -1); in determine_cpu_caches()
/arch/arm/boot/dts/nvidia/
A Dtegra124.dtsi2 #include <dt-bindings/clock/tegra124-car.h>
7 #include <dt-bindings/reset/tegra124-car.h>
301 compatible = "nvidia,tegra124-car";
951 reg-names = "soctherm-reg", "car-reg";
A Dtegra114.dtsi2 #include <dt-bindings/clock/tegra114-car.h>
192 compatible = "nvidia,tegra114-car";
A Dtegra20.dtsi2 #include <dt-bindings/clock/tegra20-car.h>
269 compatible = "nvidia,tegra20-car";
A Dtegra30.dtsi2 #include <dt-bindings/clock/tegra30-car.h>
395 compatible = "nvidia,tegra30-car";
A Dtegra124-nyan-blaze-emc.dtsi3 #include <dt-bindings/clock/tegra124-car.h>
A Dtegra124-apalis-emc.dtsi7 #include <dt-bindings/clock/tegra124-car.h>
A Dtegra124-jetson-tk1-emc.dtsi3 #include <dt-bindings/clock/tegra124-car.h>
A Dtegra124-nyan-big-emc.dtsi3 #include <dt-bindings/clock/tegra124-car.h>
/arch/arm64/boot/dts/nvidia/
A Dtegra210.dtsi2 #include <dt-bindings/clock/tegra210-car.h>
7 #include <dt-bindings/reset/tegra210-car.h>
477 compatible = "nvidia,tegra210-car";
1341 reg-names = "soctherm-reg", "car-reg";
A Dtegra132.dtsi2 #include <dt-bindings/clock/tegra124-car.h>
230 compatible = "nvidia,tegra132-car";

Completed in 42 milliseconds