Home
last modified time | relevance | path

Searched refs:core_id (Results 1 – 25 of 31) sorted by relevance

12

/arch/arm/mach-exynos/
A Dplatsmp.c52 u32 core_id = MPIDR_AFFINITY_LEVEL(mpidr, 0); in platform_do_lowpower() local
57 exynos_cpu_power_down(core_id); in platform_do_lowpower()
61 if (exynos_pen_release == core_id) { in platform_do_lowpower()
211 void exynos_core_restart(u32 core_id) in exynos_core_restart() argument
338 exynos_write_pen_release(core_id); in exynos_boot_secondary()
340 if (!exynos_cpu_power_state(core_id)) { in exynos_boot_secondary()
341 exynos_cpu_power_up(core_id); in exynos_boot_secondary()
345 while (exynos_cpu_power_state(core_id) in exynos_boot_secondary()
360 exynos_core_restart(core_id); in exynos_boot_secondary()
380 call_firmware_op(cpu_boot, core_id); in exynos_boot_secondary()
[all …]
A Dexynos.c123 unsigned int tmp, core_id; in exynos_set_delayed_reset_assertion() local
125 for (core_id = 0; core_id < num_possible_cpus(); core_id++) { in exynos_set_delayed_reset_assertion()
126 tmp = pmu_raw_readl(EXYNOS_ARM_CORE_OPTION(core_id)); in exynos_set_delayed_reset_assertion()
131 pmu_raw_writel(tmp, EXYNOS_ARM_CORE_OPTION(core_id)); in exynos_set_delayed_reset_assertion()
A Dcommon.h159 extern void exynos_core_restart(u32 core_id);
160 extern int exynos_set_boot_addr(u32 core_id, unsigned long boot_addr);
161 extern int exynos_get_boot_addr(u32 core_id, unsigned long *boot_addr);
/arch/parisc/kernel/
A Dtopology.c36 if (cpuid_topo->core_id != -1) in store_cpu_topology()
47 cpuid_topo->core_id = 0; in store_cpu_topology()
57 cpuid_topo->core_id = cpu_topology[cpu].core_id; in store_cpu_topology()
59 cpuid_topo->core_id++; in store_cpu_topology()
76 cpu_topology[cpuid].core_id, in store_cpu_topology()
/arch/powerpc/perf/
A Dimc-pmu.c611 mem_info->id = core_id; in core_imc_mem_init()
621 core_imc_refc[core_id].id = core_id; in core_imc_mem_init()
675 unsigned int core_id; in ppc_core_imc_cpu_offline() local
763 int rc, core_id; in core_imc_counters_release() local
816 int core_id, rc; in core_imc_event_init() local
864 core_id); in core_imc_event_init()
1125 int core_id; in thread_imc_event_add() local
1155 for core %d\n", core_id); in thread_imc_event_add()
1167 int core_id; in thread_imc_event_del() local
1184 for core %d\n", core_id); in thread_imc_event_del()
[all …]
/arch/arm/kernel/
A Dtopology.c205 cpuid_topo->core_id = MPIDR_AFFINITY_LEVEL(mpidr, 1); in store_cpu_topology()
210 cpuid_topo->core_id = MPIDR_AFFINITY_LEVEL(mpidr, 0); in store_cpu_topology()
220 cpuid_topo->core_id = 0; in store_cpu_topology()
228 cpu_topology[cpuid].core_id, in store_cpu_topology()
/arch/arm64/kernel/
A Dtopology.c45 int core_id; member
73 cpu_topology[cpu].core_id = topology_id; in parse_acpi_topology()
94 entry->core_id = topology_id; in parse_acpi_topology()
99 } else if (entry->core_id == topology_id) { in parse_acpi_topology()
104 cpu_topology[cpu].core_id = topology_id; in parse_acpi_topology()
/arch/x86/kernel/cpu/
A Dtopology_amd.c68 u32 core_id : 8, // Unique per-socket logical core unit ID in parse_8000_001e() member
104 tscan->c->topo.cu_id = leaf.core_id; in parse_8000_001e()
220 c->topo.core_id %= tscan->dom_ncpus[TOPO_CORE_DOMAIN] / tscan->amd_nodes_per_pkg; in cpu_topology_fixup_amd()
A Ddebugfs.c24 seq_printf(m, "core_id: %u\n", c->topo.core_id); in cpu_debug_show()
A Dproc.c26 seq_printf(m, "core id\t\t: %d\n", c->topo.core_id); in show_cpuinfo_core()
/arch/s390/include/asm/
A Dtopology.h15 unsigned short core_id; member
32 #define topology_core_id(cpu) (cpu_topology[cpu].core_id)
A Dsclp.h44 u8 core_id; member
/arch/sparc/include/asm/
A Dcpudata_64.h29 unsigned short core_id; member
A Dtopology_64.h47 #define topology_core_id(cpu) (cpu_data(cpu).core_id)
/arch/loongarch/kernel/
A Dacpi.c113 acpi_core_pic[processor->core_id] = *processor; in acpi_parse_p1_processor()
115 set_processor_mask(processor->core_id, 1); in acpi_parse_p1_processor()
132 set_processor_mask(processor->core_id, 2); in acpi_parse_p2_processor()
/arch/mips/loongson64/
A Dsmp.c800 uint64_t core_id = cpu_core(&cpu_data[cpu]); in loongson3_disable_clock() local
807 LOONGSON_CHIPCFG(package_id) &= ~(1 << (12 + core_id)); in loongson3_disable_clock()
810 LOONGSON_FREQCTRL(package_id) &= ~(1 << (core_id * 4 + 3)); in loongson3_disable_clock()
817 uint64_t core_id = cpu_core(&cpu_data[cpu]); in loongson3_enable_clock() local
824 LOONGSON_CHIPCFG(package_id) |= 1 << (12 + core_id); in loongson3_enable_clock()
827 LOONGSON_FREQCTRL(package_id) |= 1 << (core_id * 4 + 3); in loongson3_enable_clock()
/arch/xtensa/kernel/
A Dsmp.c76 unsigned int core_id = get_er(SYSCFGID); in get_core_id() local
77 return core_id & 0x3fff; in get_core_id()
92 unsigned int core_id = get_core_id(); in smp_init_cpus() local
95 pr_info("%s: Core Id = %d\n", __func__, core_id); in smp_init_cpus()
/arch/x86/kernel/
A Damd_nb.c181 return (mask >> (4 * cpu_data(cpu).topo.core_id)) & 0xf; in amd_get_subcaches()
207 cuid = cpu_data(cpu).topo.core_id; in amd_set_subcaches()
A Dsmpboot.c353 if (c->topo.core_id == o->topo.core_id) in match_smt()
364 c->topo.core_id == o->topo.core_id) { in match_smt()
1170 c->topo.core_id = 0; in remove_siblinginfo()
/arch/s390/kernel/
A Dsmp.c698 info->core[info->configured].core_id = in smp_get_core_info()
717 address = core->core_id << smp_cpu_mt_shift; in smp_add_core()
745 u16 core_id; in __smp_rescan_cpus() local
757 core_id = per_cpu(pcpu_devices, 0).address >> smp_cpu_mt_shift; in __smp_rescan_cpus()
760 if (core->core_id == core_id) { in __smp_rescan_cpus()
788 if (info->core[cpu].core_id == address) { in smp_detect_cpus()
/arch/sparc/kernel/
A Dmdesc.c884 int core_id) in __mark_core_id() argument
889 cpu_data(*id).core_id = core_id; in __mark_core_id()
909 int core_id) in mark_core_ids() argument
911 find_back_node_value(hp, mp, "cpu", __mark_core_id, core_id, 10); in mark_core_ids()
1224 c->core_id = 0; in fill_in_one_cpu()
A Dprom_64.c563 cpu_data(cpuid).core_id = portid + 1; in fill_in_one_cpu()
582 cpu_data(cpuid).core_id = 0; in fill_in_one_cpu()
A Dsmp_64.c1225 if (cpu_data(i).core_id == 0) { in smp_fill_in_sib_core_maps()
1231 if (cpu_data(i).core_id == in smp_fill_in_sib_core_maps()
1232 cpu_data(j).core_id) in smp_fill_in_sib_core_maps()
1340 c->core_id = 0; in __cpu_disable()
/arch/x86/include/asm/
A Dtopology.h148 #define topology_core_id(cpu) (cpu_data(cpu).topo.core_id)
/arch/mips/cavium-octeon/
A Docteon-irq.c1301 const unsigned long core_id = cvmx_get_core_num(); in octeon_irq_ip2_ciu() local
1302 u64 ciu_sum = cvmx_read_csr(CVMX_CIU_INTX_SUM0(core_id * 2)); in octeon_irq_ip2_ciu()
1999 const unsigned long core_id = cvmx_get_core_num(); in octeon_irq_ciu2() local
2001 sum = cvmx_read_csr(CVMX_CIU2_SUM_PPX_IP2(core_id)) & 0xfful; in octeon_irq_ciu2()
2007 src_reg = CVMX_CIU2_SRC_PPX_IP2_WRKQ(core_id) + (0x1000 * line); in octeon_irq_ciu2()
2029 cvmx_read_csr(CVMX_CIU2_ACK_PPX_IP2(core_id)); in octeon_irq_ciu2()
2037 const unsigned long core_id = cvmx_get_core_num(); in octeon_irq_ciu2_mbox() local
2038 u64 sum = cvmx_read_csr(CVMX_CIU2_SUM_PPX_IP3(core_id)) >> 60; in octeon_irq_ciu2_mbox()
2056 cvmx_read_csr(CVMX_CIU2_ACK_PPX_IP3(core_id)); in octeon_irq_ciu2_mbox()

Completed in 55 milliseconds

12