Searched refs:esw (Results 1 – 10 of 10) sorted by relevance
| /arch/mips/include/asm/octeon/ |
| A D | cvmx-sli-defs.h | 108 __BITFIELD_FIELD(uint64_t esw:2,
120 __BITFIELD_FIELD(uint64_t esw:2,
|
| A D | cvmx-npi-defs.h | 1562 uint64_t esw:2; member
1574 uint64_t esw:2;
1585 uint64_t esw:2; member
1597 uint64_t esw:2;
|
| A D | cvmx-npei-defs.h | 2889 uint64_t esw:2; member
2901 uint64_t esw:2;
|
| /arch/s390/include/asm/ |
| A D | cio.h | 244 } esw; member
|
| /arch/mips/pci/ |
| A D | pci-octeon.c | 600 mem_access.s.esw = 1; /* Endian-Swap on write. */ in octeon_pci_setup()
|
| A D | pcie-octeon.c | 899 mem_access_subid.s.esw = 1; /* Endian-swap for Writes. */ in __cvmx_pcie_rc_initialize_gen1()
1351 mem_access_subid.s.esw = 1; /* Endian-swap for Writes. */ in __cvmx_pcie_rc_initialize_gen2()
|
| /arch/arm/boot/dts/mediatek/ |
| A D | mt7629.dtsi | 460 clock-names = "ethif", "sgmiitop", "esw", "gp0", "gp1",
|
| A D | mt2701.dtsi | 738 clock-names = "ethif", "esw", "gp1", "gp2", "trgpll";
|
| A D | mt7623.dtsi | 972 clock-names = "ethif", "esw", "gp1", "gp2", "trgpll";
|
| /arch/arm64/boot/dts/mediatek/ |
| A D | mt7622.dtsi | 981 clock-names = "ethif", "esw", "gp0", "gp1", "gp2",
|
Completed in 51 milliseconds