| /arch/um/include/asm/ |
| A D | io.h | 9 #ifndef ioremap 10 #define ioremap ioremap macro 11 static inline void __iomem *ioremap(phys_addr_t offset, size_t size) in ioremap() function
|
| /arch/mips/loongson32/common/ |
| A D | prom.c | 29 uart_base = ioremap(LS1X_UART3_BASE, 0x0f); in prom_init() 31 uart_base = ioremap(LS1X_UART2_BASE, 0x0f); in prom_init() 33 uart_base = ioremap(LS1X_UART1_BASE, 0x0f); in prom_init() 35 uart_base = ioremap(LS1X_UART0_BASE, 0x0f); in prom_init()
|
| /arch/arm/mach-shmobile/ |
| A D | setup-r8a7740.c | 31 reg = ioremap(MEBUFCNTR, 4); in r8a7740_meram_workaround() 40 void __iomem *intc_prio_base = ioremap(0xe6900010, 0x10); in r8a7740_init_irq_of() 41 void __iomem *intc_msk_base = ioremap(0xe6900040, 0x10); in r8a7740_init_irq_of() 42 void __iomem *pfc_inta_ctrl = ioremap(0xe605807c, 0x4); in r8a7740_init_irq_of()
|
| A D | smp-sh73a0.c | 35 void __iomem *cpg2 = ioremap(CPG_BASE2, PAGE_SIZE); in sh73a0_boot_secondary() 55 ap = ioremap(AP_BASE, PAGE_SIZE); in sh73a0_smp_prepare_cpus() 56 sysc = ioremap(SYSC_BASE, PAGE_SIZE); in sh73a0_smp_prepare_cpus()
|
| A D | pm-rcar-gen2.c | 90 p = ioremap(res.start, resource_size(&res)); in rcar_gen2_pm_init() 107 p = ioremap(RST, 0x63); in rcar_gen2_pm_init()
|
| /arch/mips/include/asm/mips-boards/ |
| A D | malta.h | 25 #define MALTA_BONITO_PORT_BASE ((unsigned long)ioremap (0x1fd00000, 0x10000)) 32 return (unsigned long) ioremap (((addr & 0xffff) << 21), 0x10000); in get_gt_port_base() 39 return (unsigned long) ioremap(addr, 0x10000); in get_msc_port_base()
|
| A D | generic.h | 52 #define MIPS_REVISION_CORID (((*(volatile u32 *)ioremap(MIPS_REVISION_REG, 4)) >> 10) & 0x3f) 66 #define MIPS_REVISION_SCONID (((*(volatile u32 *)ioremap(MIPS_REVISION_REG, 4)) >> 24) & 0xff)
|
| /arch/xtensa/include/asm/ |
| A D | io.h | 36 static inline void __iomem *ioremap(unsigned long offset, unsigned long size) in ioremap() function 45 #define ioremap ioremap macro
|
| /arch/m68k/include/asm/ |
| A D | kmap.h | 22 #define ioremap ioremap macro 23 static inline void __iomem *ioremap(unsigned long physaddr, unsigned long size) in ioremap() function
|
| /arch/mips/mti-malta/ |
| A D | malta-init.c | 124 _pcictrl_bonito = (unsigned long)ioremap(BONITO_REG_BASE, BONITO_REG_SIZE); in prom_init() 178 _pcictrl_gt64120 = (unsigned long)ioremap(MIPS_GT_BASE, 0x2000); in prom_init() 198 _pcictrl_bonito_pcicfg = (unsigned long)ioremap(BONITO_PCICFG_BASE, BONITO_PCICFG_SIZE); in prom_init() 226 _pcictrl_msc = (unsigned long)ioremap(MIPS_MSC01_PCI_REG_BASE, 0x2000); in prom_init() 272 _pcictrl_msc = (unsigned long)ioremap(MIPS_SOCITSC_PCI_REG_BASE, 0x2000); in prom_init()
|
| /arch/mips/loongson2ef/common/ |
| A D | init.c | 32 ioremap(LOONGSON_ADDRWINCFG_BASE, LOONGSON_ADDRWINCFG_SIZE); in prom_init() 41 ioremap(LOONGSON_PCIIO_BASE, LOONGSON_PCIIO_SIZE)); in prom_init()
|
| A D | reset.c | 20 ((void (*)(void))ioremap(LOONGSON_BOOT_BASE, 4)) (); in loongson_reboot() 24 func = (void *)ioremap(LOONGSON_BOOT_BASE, 4); in loongson_reboot()
|
| /arch/mips/sgi-ip32/ |
| A D | crime.c | 33 set_io_port_base((unsigned long) ioremap(MACEPCI_LOW_IO, 0x2000000)); in crime_init() 34 crime = ioremap(CRIME_BASE, sizeof(struct sgi_crime)); in crime_init() 35 mace = ioremap(MACE_BASE, sizeof(struct sgi_mace)); in crime_init()
|
| /arch/arm/mach-mvebu/ |
| A D | kirkwood-pm.c | 64 ddr_operation_base = ioremap(DDR_OPERATION_BASE, 4); in kirkwood_pm_init() 65 memory_pm_ctrl = ioremap(MEMORY_PM_CTRL_PHYS, 4); in kirkwood_pm_init()
|
| /arch/arc/mm/ |
| A D | ioremap.c | 25 void __iomem *ioremap(phys_addr_t paddr, unsigned long size) in ioremap() function 37 EXPORT_SYMBOL(ioremap);
|
| /arch/arm/mach-vt8500/ |
| A D | vt8500.c | 82 gpio_base = ioremap(LEGACY_GPIO_BASE, 0x1000); in vt8500_init() 114 gpio_base = ioremap(LEGACY_GPIO_BASE, 0x1000); in vt8500_init() 139 pmc_base = ioremap(LEGACY_PMC_BASE, 0x1000); in vt8500_init()
|
| /arch/mips/sgi-ip22/ |
| A D | ip22-hpc.c | 36 ioremap(HPC3_CHIP0_BASE, sizeof(struct hpc3_regs)); in sgihpc_init() 38 ioremap(HPC3_CHIP1_BASE, sizeof(struct hpc3_regs)); in sgihpc_init()
|
| /arch/mips/pci/ |
| A D | pci-bcm1480ht.c | 186 ht_cfg_space = ioremap(A_BCM1480_PHYS_HT_CFG_MATCH_BITS, 16*1024*1024); in bcm1480ht_pcibios_init() 192 ioremap(A_BCM1480_PHYS_HT_SPECIAL_MATCH_BYTES, in bcm1480ht_pcibios_init() 195 ioremap(A_BCM1480_PHYS_HT_IO_MATCH_BYTES, 65536); in bcm1480ht_pcibios_init()
|
| A D | pci-sb1250.c | 214 ioremap(A_PHYS_LDTPCI_CFG_MATCH_BITS, 16 * 1024 * 1024); in sb1250_pcibios_init() 244 io_map_base = ioremap(A_PHYS_LDTPCI_IO_MATCH_BYTES, 1024 * 1024); in sb1250_pcibios_init() 265 ioremap(A_PHYS_LDT_SPECIAL_MATCH_BYTES, in sb1250_pcibios_init()
|
| /arch/arm/mach-davinci/ |
| A D | pm.c | 133 pm_config.cpupll_reg_base = ioremap(DA8XX_PLL0_BASE, SZ_4K); in davinci_pm_init() 137 pm_config.ddrpll_reg_base = ioremap(DA850_PLL1_BASE, SZ_4K); in davinci_pm_init() 143 pm_config.ddrpsc_reg_base = ioremap(DA8XX_PSC1_BASE, SZ_4K); in davinci_pm_init()
|
| /arch/powerpc/mm/ |
| A D | ioremap.c | 11 void __iomem *ioremap(phys_addr_t addr, unsigned long size) in ioremap() function 18 EXPORT_SYMBOL(ioremap);
|
| /arch/arm/mach-imx/ |
| A D | pm-imx5.c | 349 suspend_info->m4if_base = ioremap(soc_data->m4if_addr, SZ_16K); in imx5_suspend_init() 355 suspend_info->iomuxc_base = ioremap(soc_data->iomuxc_addr, SZ_16K); in imx5_suspend_init() 389 ccm_base = ioremap(data->ccm_addr, SZ_16K); in imx5_pm_common_init() 390 cortex_base = ioremap(data->cortex_addr, SZ_16K); in imx5_pm_common_init() 391 gpc_base = ioremap(data->gpc_addr, SZ_16K); in imx5_pm_common_init()
|
| /arch/mips/pic32/pic32mzda/ |
| A D | early_clk.c | 43 void __iomem *osc_base = ioremap(PIC32_BASE_OSC, 0x200); in pic32_get_sysclk() 89 void __iomem *osc_base = ioremap(PIC32_BASE_OSC, 0x200); in pic32_get_pbclk()
|
| /arch/powerpc/platforms/83xx/ |
| A D | misc.c | 31 restart_reg_base = ioremap(get_immrbase() + 0x900, 0xff); in mpc83xx_restart_init() 63 __be32 __iomem *spcr = ioremap(get_immrbase() + SPCR_OFFSET, 4); in mpc83xx_time_init()
|
| /arch/arm/mach-bcm/ |
| A D | platsmp.c | 64 scu_base = ioremap((phys_addr_t)config_base, CORTEX_A9_SCU_SIZE); in scu_a9_enable() 108 sku_rom_lut = ioremap((phys_addr_t)secondary_boot_addr, in nsp_write_lut() 177 boot_reg = ioremap((phys_addr_t)secondary_boot_addr, in kona_boot_secondary()
|