Home
last modified time | relevance | path

Searched refs:ldd (Results 1 – 25 of 32) sorted by relevance

12

/arch/sparc/crypto/
A Ddes_asm.S52 ldd [%o1 + 0x00], %f32
53 ldd [%o0 + 0x00], %f0
54 ldd [%o0 + 0x08], %f2
55 ldd [%o0 + 0x10], %f4
56 ldd [%o0 + 0x18], %f6
57 ldd [%o0 + 0x20], %f8
58 ldd [%o0 + 0x28], %f10
88 ldd [%o0 + 0x00], %f0
89 ldd [%o0 + 0x08], %f2
90 ldd [%o0 + 0x10], %f4
[all …]
A Dcamellia_asm.S63 ldd [%g3 + 0x00], %f16
64 ldd [%g3 + 0x08], %f18
65 ldd [%g3 + 0x10], %f20
66 ldd [%g3 + 0x18], %f22
67 ldd [%g3 + 0x20], %f24
68 ldd [%g3 + 0x28], %f26
204 ldd [%o1 + 0x00], %f0
205 ldd [%o1 + 0x08], %f2
211 ldd [%o1 + 0x38], %f0
212 ldd [%o1 + 0x30], %f2
[all …]
A Daes_asm.S101 ldd [%o0 + 0x10], %f8; \
106 ldd [%o0 + 0x28], %f14;
208 ldd [%o0 + 0xc0], %f14;
408 ldd [%o0 + 0x00], %f8
450 ldd [%o0 + 0x00], %f8
456 ldd [%o0 + 0x10], %f8
506 ldd [%o0 + 0x00], %f8
512 ldd [%o0 + 0x10], %f8
521 ldd [%o0 + 0x10], %f8
570 ldd [%o0 + 0xa0], %f8
[all …]
A Dmd5_asm.S17 ldd [%o1 + 0x00], %f8
18 ldd [%o1 + 0x08], %f10
19 ldd [%o1 + 0x10], %f12
20 ldd [%o1 + 0x18], %f14
21 ldd [%o1 + 0x20], %f16
22 ldd [%o1 + 0x28], %f18
23 ldd [%o1 + 0x30], %f20
24 ldd [%o1 + 0x38], %f22
42 ldd [%o1 + 0x00], %f10
44 ldd [%o1 + 0x08], %f12
[all …]
/arch/sparc/include/asm/
A Dwinmacro.h28 ldd [%reg + RW_L0], %l0; \
29 ldd [%reg + RW_L2], %l2; \
30 ldd [%reg + RW_L4], %l4; \
31 ldd [%reg + RW_L6], %l6; \
32 ldd [%reg + RW_I0], %i0; \
33 ldd [%reg + RW_I2], %i2; \
34 ldd [%reg + RW_I4], %i4; \
35 ldd [%reg + RW_I6], %i6;
39 ldd [%base_reg + STACKFRAME_SZ + PT_I0], %i0; \
42 ldd [%base_reg + STACKFRAME_SZ + PT_I6], %i6;
[all …]
/arch/sparc/lib/
A Dcopy_page.S104 ldd [%o1 + 0x000], %f0
106 ldd [%o1 + 0x008], %f2
108 ldd [%o1 + 0x010], %f4
111 ldd [%o1 + 0x018], %f6
113 ldd [%o1 + 0x020], %f8
121 ldd [%o1 + 0x040], %f0
124 ldd [%o1 + 0x050], %f4
127 ldd [%o1 + 0x058], %f6
129 ldd [%o1 + 0x060], %f8
137 ldd [%o1 + 0x080], %f0
[all …]
A DU3memcpy.S227 EX_LD_FP(LOAD(ldd, %o1, %f4), U3_retl_o2_plus_g2)
236 EX_LD_FP(LOAD(ldd, %o1 + 0x8, %f4), U3_retl_o2_plus_g2)
250 EX_LD_FP(LOAD(ldd, %o1 + 0x000, %f0), U3_retl_o2)
252 EX_LD_FP(LOAD(ldd, %o1 + 0x008, %f2), U3_retl_o2)
254 EX_LD_FP(LOAD(ldd, %o1 + 0x010, %f4), U3_retl_o2)
257 EX_LD_FP(LOAD(ldd, %o1 + 0x018, %f6), U3_retl_o2)
259 EX_LD_FP(LOAD(ldd, %o1 + 0x020, %f8), U3_retl_o2)
261 EX_LD_FP(LOAD(ldd, %o1 + 0x028, %f10), U3_retl_o2)
264 EX_LD_FP(LOAD(ldd, %o1 + 0x030, %f12), U3_retl_o2)
266 EX_LD_FP(LOAD(ldd, %o1 + 0x038, %f14), U3_retl_o2)
[all …]
A DNG2memcpy.S141 EX_LD_FP(LOAD(ldd, base + 0x00, %x0), NG2_retl_o2_plus_g1)
143 EX_LD_FP(LOAD(ldd, base + 0x00, %x0), NG2_retl_o2_plus_g1); \
144 EX_LD_FP(LOAD(ldd, base + 0x08, %x1), NG2_retl_o2_plus_g1);
146 EX_LD_FP(LOAD(ldd, base + 0x00, %x0), NG2_retl_o2_plus_g1); \
147 EX_LD_FP(LOAD(ldd, base + 0x08, %x1), NG2_retl_o2_plus_g1); \
148 EX_LD_FP(LOAD(ldd, base + 0x10, %x2), NG2_retl_o2_plus_g1);
150 EX_LD_FP(LOAD(ldd, base + 0x00, %x0), NG2_retl_o2_plus_g1); \
153 EX_LD_FP(LOAD(ldd, base + 0x18, %x3), NG2_retl_o2_plus_g1);
159 EX_LD_FP(LOAD(ldd, base + 0x20, %x4), NG2_retl_o2_plus_g1);
166 EX_LD_FP(LOAD(ldd, base + 0x28, %x5), NG2_retl_o2_plus_g1);
[all …]
A Dblockops.S29 ldd [src + offset + 0x18], t0; \
30 ldd [src + offset + 0x10], t2; \
31 ldd [src + offset + 0x08], t4; \
32 ldd [src + offset + 0x00], t6; \
A Dmemcpy.S21 ldd [%src + (offset) + 0x00], %t0; \
22 ldd [%src + (offset) + 0x08], %t2; \
23 ldd [%src + (offset) + 0x10], %t4; \
24 ldd [%src + (offset) + 0x18], %t6; \
35 ldd [%src + (offset) + 0x00], %t0; \
36 ldd [%src + (offset) + 0x08], %t2; \
37 ldd [%src + (offset) + 0x10], %t4; \
38 ldd [%src + (offset) + 0x18], %t6; \
45 ldd [%src - (offset) - 0x10], %t0; \
194 ldd [%o1], %g2
[all …]
A Dchecksum_32.S21 ldd [buf + offset + 0x00], t0; \
22 ldd [buf + offset + 0x08], t2; \
25 ldd [buf + offset + 0x10], t4; \
28 ldd [buf + offset + 0x18], t0; \
35 ldd [buf - offset - 0x08], t0; \
36 ldd [buf - offset - 0x00], t2; \
46 ldd [%o0], %g2 ! load two
187 EX(ldd [src + off + 0x00], t0); \
210 EX(ldd [src - off - 0x08], t0); \
211 EX(ldd [src - off - 0x00], t2); \
[all …]
A Dcopy_user.S69 LD(ldd, src, offset + 0x00, t0, bigchunk_fault) \
70 LD(ldd, src, offset + 0x08, t2, bigchunk_fault) \
71 LD(ldd, src, offset + 0x10, t4, bigchunk_fault) \
72 LD(ldd, src, offset + 0x18, t6, bigchunk_fault) \
84 LD(ldd, src, offset + 0x00, t0, bigchunk_fault) \
85 LD(ldd, src, offset + 0x08, t2, bigchunk_fault) \
86 LD(ldd, src, offset + 0x10, t4, bigchunk_fault) \
87 LD(ldd, src, offset + 0x18, t6, bigchunk_fault) \
102 LD(ldd, src, -(offset + 0x10), t0, lastchunk_fault) \
103 LD(ldd, src, -(offset + 0x08), t2, lastchunk_fault) \
[all …]
A DNG4memcpy.S222 EX_LD_FP(LOAD(ldd, %g1 + 0x00, %f0), memcpy_retl_o2_plus_o4)
223 1: EX_LD_FP(LOAD(ldd, %g1 + 0x08, %f2), memcpy_retl_o2_plus_o4)
225 EX_LD_FP(LOAD(ldd, %g1 + 0x10, %f4), memcpy_retl_o2_plus_o4_plus_64)
226 EX_LD_FP(LOAD(ldd, %g1 + 0x18, %f6), memcpy_retl_o2_plus_o4_plus_64)
227 EX_LD_FP(LOAD(ldd, %g1 + 0x20, %f8), memcpy_retl_o2_plus_o4_plus_64)
228 EX_LD_FP(LOAD(ldd, %g1 + 0x28, %f10), memcpy_retl_o2_plus_o4_plus_64)
229 EX_LD_FP(LOAD(ldd, %g1 + 0x30, %f12), memcpy_retl_o2_plus_o4_plus_64)
230 EX_LD_FP(LOAD(ldd, %g1 + 0x38, %f14), memcpy_retl_o2_plus_o4_plus_64)
232 EX_LD_FP(LOAD(ldd, %g1 + 0x40, %f0), memcpy_retl_o2_plus_o4_plus_64)
A DM7memcpy.S566 EX_LD_FP(LOAD(ldd, %o4, %f0), memcpy_retl_o2_plus_o5)
568 EX_LD_FP(LOAD(ldd, %o4+8, %f2), memcpy_retl_o2_plus_o5)
570 EX_LD_FP(LOAD(ldd, %o4+16, %f4), memcpy_retl_o2_plus_o5)
574 EX_LD_FP(LOAD(ldd, %o4+24, %f6), memcpy_retl_o2_plus_o5_plus_56)
577 EX_LD_FP(LOAD(ldd, %o4+32, %f8), memcpy_retl_o2_plus_o5_plus_48)
590 EX_LD_FP(LOAD(ldd, %o4, %f0), memcpy_retl_o2_plus_o5_plus_16)
679 EX_LD_FP(LOAD(ldd, %o4, %f14), memcpy_retl_o2_plus_o5)
682 EX_LD_FP(LOAD(ldd, %o4, %f16), memcpy_retl_o2_plus_o5)
684 EX_LD_FP(LOAD(ldd, %o4+8, %f18), memcpy_retl_o2_plus_o5)
686 EX_LD_FP(LOAD(ldd, %o4+16, %f20), memcpy_retl_o2_plus_o5)
[all …]
/arch/parisc/kernel/
A Dreal2.S240 ldd 0*REG_SZ(%arg1), %arg0 /* note overwriting arg0 */
241 ldd 2*REG_SZ(%arg1), %arg2
242 ldd 3*REG_SZ(%arg1), %arg3
243 ldd 4*REG_SZ(%arg1), %r22
244 ldd 5*REG_SZ(%arg1), %r21
245 ldd 6*REG_SZ(%arg1), %r20
246 ldd 7*REG_SZ(%arg1), %r19
247 ldd 1*REG_SZ(%arg1), %arg1 /* do this one last! */
271 ldd -8(%sp), %sp /* restore SP */
272 ldd -0x10(%sp), %rp /* restore RP */
A Dpacache.S386 ldd 8(%r25), %r20
388 ldd 16(%r25), %r21
389 ldd 24(%r25), %r22
393 ldd 32(%r25), %r19
394 ldd 40(%r25), %r20
398 ldd 48(%r25), %r21
399 ldd 56(%r25), %r22
403 ldd 64(%r25), %r19
404 ldd 72(%r25), %r20
408 ldd 80(%r25), %r21
[all …]
/arch/parisc/include/asm/
A Dassembly.h59 #define LDREG ldd
61 #define LDREGX ldd,s
62 #define LDREGM ldd,mb
396 ldd -16(%r30), %r3
397 ldd -24(%r30), %r18
398 ldd -32(%r30), %r17
399 ldd -40(%r30), %r16
400 ldd -48(%r30), %r15
401 ldd -56(%r30), %r14
402 ldd -64(%r30), %r13
[all …]
/arch/sparc/mm/
A Dtsunami.S88 ldd [src + offset + 0x18], t0; \
90 ldd [src + offset + 0x10], t2; \
92 ldd [src + offset + 0x08], t0; \
94 ldd [src + offset + 0x00], t2; \
/arch/loongarch/net/
A Dbpf_jit.c224 emit_insn(ctx, ldd, REG_TCC, LOONGARCH_GPR_SP, load_offset); in __build_epilogue()
227 emit_insn(ctx, ldd, REG_TCC, LOONGARCH_GPR_SP, load_offset); in __build_epilogue()
293 emit_insn(ctx, ldd, REG_TCC, LOONGARCH_GPR_SP, tcc_ptr_off); in emit_bpf_tail_call()
294 emit_insn(ctx, ldd, t3, REG_TCC, 0); in emit_bpf_tail_call()
308 emit_insn(ctx, ldd, t2, t2, off); in emit_bpf_tail_call()
315 emit_insn(ctx, ldd, t3, t2, off); in emit_bpf_tail_call()
952 emit_insn(ctx, ldd, REG_TCC, LOONGARCH_GPR_SP, tcc_ptr_off); in build_insn()
1622 emit_insn(ctx, ldd, REG_TCC, LOONGARCH_GPR_FP, -tcc_ptr_off); in __arch_prepare_bpf_trampoline()
1665 emit_insn(ctx, ldd, REG_TCC, LOONGARCH_GPR_FP, -tcc_ptr_off); in __arch_prepare_bpf_trampoline()
1680 emit_insn(ctx, ldd, LOONGARCH_GPR_RA, LOONGARCH_GPR_SP, 8); in __arch_prepare_bpf_trampoline()
[all …]
/arch/sparc/kernel/
A Dentry.S1111 ldd [%o0 + 0x00], %f0
1112 ldd [%o0 + 0x08], %f2
1113 ldd [%o0 + 0x10], %f4
1114 ldd [%o0 + 0x18], %f6
1115 ldd [%o0 + 0x20], %f8
1116 ldd [%o0 + 0x28], %f10
1117 ldd [%o0 + 0x30], %f12
1118 ldd [%o0 + 0x38], %f14
1119 ldd [%o0 + 0x40], %f16
1120 ldd [%o0 + 0x48], %f18
[all …]
/arch/parisc/kernel/vdso32/
A Drestart_syscall.S24 ldd 0(%sp), %r31
/arch/parisc/lib/
A Dlusercopy.S144 10: ldd 0(srcspc,src),t1
145 11: ldd 8(srcspc,src),t2
149 14: ldd 0(srcspc,src),t1
150 15: ldd 8(srcspc,src),t2
/arch/arc/include/asm/
A Dlinkage.h28 ldd \e, [sp, \off]
A Darcregs.h172 unsigned int div_rem:4, pad2:4, ldd:1, unalign:1, atomic:1, be:1, member
176 ldd:1, pad2:4, div_rem:4;
/arch/arc/lib/
A Dmemcpy-archs-unaligned.S12 # define LOADX(DST,RX) ldd.ab DST, [RX, 8]

Completed in 39 milliseconds

12