| /arch/powerpc/perf/ |
| A D | power9-pmu.c | 174 GENERIC_EVENT_ATTR(mem-loads, MEM_LOADS); 178 CACHE_EVENT_ATTR(L1-dcache-loads, PM_LD_REF_L1); 182 CACHE_EVENT_ATTR(L1-icache-loads, PM_INST_FROM_L1); 185 CACHE_EVENT_ATTR(LLC-loads, PM_DATA_FROM_L3); 188 CACHE_EVENT_ATTR(branch-loads, PM_BR_CMPL);
|
| A D | power8-pmu.c | 134 CACHE_EVENT_ATTR(L1-dcache-loads, PM_LD_REF_L1); 139 CACHE_EVENT_ATTR(L1-icache-loads, PM_INST_FROM_L1); 143 CACHE_EVENT_ATTR(LLC-loads, PM_DATA_FROM_L3); 149 CACHE_EVENT_ATTR(branch-loads, PM_BRU_FIN);
|
| A D | power10-pmu.c | 127 GENERIC_EVENT_ATTR(mem-loads, MEM_LOADS); 134 CACHE_EVENT_ATTR(L1-dcache-loads, PM_LD_REF_L1); 138 CACHE_EVENT_ATTR(L1-icache-loads, PM_INST_FROM_L1); 141 CACHE_EVENT_ATTR(LLC-loads, PM_DATA_FROM_L3); 146 CACHE_EVENT_ATTR(branch-loads, PM_BR_CMPL);
|
| /arch/alpha/lib/ |
| A D | ev6-copy_user.S | 64 EXI( ldbu $1,0($17) ) # .. .. .. L : Keep loads separate from stores 116 EXI ( ldbu $2,0($17) ) # .. .. .. L : No loads in the same quad 203 EXI ( ldbu $2,0($17) ) # .. .. .. L : No loads in the same quad
|
| /arch/mips/econet/ |
| A D | Platform | 2 # we put the load address well above where the bootloader loads and then use
|
| /arch/mips/include/asm/ |
| A D | mips-r2-to-r6-emul.h | 22 u64 loads; member
|
| A D | fpu_emulator.h | 26 unsigned long loads; member
|
| /arch/mips/kernel/ |
| A D | mips-r2-to-r6-emul.c | 1274 MIPS_R2_STATS(loads); in mipsr2_decoder() 1348 MIPS_R2_STATS(loads); in mipsr2_decoder() 1608 MIPS_R2_STATS(loads); in mipsr2_decoder() 1727 MIPS_R2_STATS(loads); in mipsr2_decoder() 2267 (unsigned long)__this_cpu_read(mipsr2emustats.loads), in mipsr2_emul_show() 2268 (unsigned long)__this_cpu_read(mipsr2bdemustats.loads)); in mipsr2_emul_show() 2324 __this_cpu_write((mipsr2emustats).loads, 0); in mipsr2_clear_show() 2325 __this_cpu_write((mipsr2bdemustats).loads, 0); in mipsr2_clear_show()
|
| /arch/powerpc/lib/ |
| A D | memcpy_64.S | 115 ld r9,0(r4) # 3+2n loads, 2+2n stores 127 0: ld r0,0(r4) # 4+2n loads, 3+2n stores
|
| /arch/mips/math-emu/ |
| A D | me-debugfs.c | 55 __this_cpu_write((fpuemustats).loads, 0); in fpuemustats_clear_show() 211 FPU_STAT_CREATE(loads); in debugfs_fpuemu()
|
| A D | cp1emu.c | 1052 MIPS_FPU_EMU_INC_STATS(loads); in cop1Emulate() 1087 MIPS_FPU_EMU_INC_STATS(loads); in cop1Emulate() 1483 MIPS_FPU_EMU_INC_STATS(loads); in fpux_emu() 1592 MIPS_FPU_EMU_INC_STATS(loads); in fpux_emu()
|
| /arch/arm64/boot/dts/qcom/ |
| A D | sdm660.dtsi | 34 * platform from hanging on high graphics loads.
|
| /arch/arm/crypto/ |
| A D | aes-ce-core.S | 310 vld1.8 {q0}, [r1] @ overlapping loads 348 vld1.8 {q0}, [r1] @ overlapping loads
|
| /arch/m68k/fpsp040/ |
| A D | x_operr.S | 222 | Store_max loads the max pos or negative for the size, sets
|
| /arch/x86/events/intel/ |
| A D | core.c | 438 EVENT_ATTR_STR(mem-loads, mem_ld_nhm, "event=0x0b,umask=0x10,ldlat=3"); 439 EVENT_ATTR_STR(mem-loads, mem_ld_snb, "event=0xcd,umask=0x1,ldlat=3"); 2190 EVENT_ATTR_STR(mem-loads, mem_ld_grt, "event=0xd0,umask=0x5,ldlat=3"); 5966 EVENT_ATTR_STR(mem-loads, mem_ld_hsw, "event=0xcd,umask=0x1,ldlat=3"); 6056 EVENT_ATTR_STR(mem-loads-aux, mem_ld_aux, "event=0x03,umask=0x82"); 6441 EVENT_ATTR_STR_HYBRID(mem-loads, mem_ld_adl, "event=0xd0,umask=0x5,ldlat=3;event=0xcd,umask… 6443 EVENT_ATTR_STR_HYBRID(mem-loads-aux, mem_ld_aux_adl, "event=0x03,umask=0x82", … 6458 EVENT_ATTR_STR_HYBRID(mem-loads,
|
| /arch/arm/boot/dts/amlogic/ |
| A D | meson8.dtsi | 184 * code which is responsible for system suspend. It loads a
|
| /arch/riscv/ |
| A D | Kconfig | 925 scalar or vector loads and stores. 932 Embed support for emulating misaligned loads and stores. 939 Enable detecting support for vector misaligned loads and stores.
|
| /arch/sh/ |
| A D | Kconfig | 710 first part of the romImage which in turn loads the rest the kernel
|
| /arch/arm64/ |
| A D | Kconfig | 579 bool "Cortex-A57: 832075: possible deadlock on mixing exclusive memory accesses with device loads" 586 instructions to Write-Back memory are mixed with Device loads. 588 The workaround is to promote device loads to use Load-Acquire 1804 bool "Fix up misaligned multi-word loads and stores in user space"
|
| /arch/arm/boot/dts/samsung/ |
| A D | exynos4212-tab3.dtsi | 45 /* Default S-BOOT bootloader loads initramfs here */
|
| /arch/x86/ |
| A D | Kconfig | 2129 If bootloader loads the kernel at a non-aligned address and 2133 If bootloader loads the kernel at a non-aligned address and
|
| /arch/arm/ |
| A D | Kconfig | 811 and Device/Strongly-Ordered loads and stores might cause deadlock
|