Home
last modified time | relevance | path

Searched refs:msr_base (Results 1 – 3 of 3) sorted by relevance

/arch/x86/kernel/cpu/resctrl/
A Dcore.c71 .msr_base = MSR_IA32_L3_CBM_BASE,
82 .msr_base = MSR_IA32_L2_CBM_BASE,
294 wrmsrq(hw_res->msr_base + i, hw_dom->ctrl_val[i]); in mba_wrmsr_amd()
319 wrmsrq(hw_res->msr_base + i, delay_bw_map(hw_dom->ctrl_val[i], m->res)); in mba_wrmsr_intel()
329 wrmsrq(hw_res->msr_base + i, hw_dom->ctrl_val[i]); in cat_wrmsr()
926 hw_res->msr_base = MSR_IA32_MBA_THRTL_BASE; in rdt_init_res_defs_intel()
946 hw_res->msr_base = MSR_IA32_MBA_BW_BASE; in rdt_init_res_defs_amd()
949 hw_res->msr_base = MSR_IA32_SMBA_BW_BASE; in rdt_init_res_defs_amd()
A Dinternal.h113 unsigned int msr_base; member
/arch/x86/events/amd/
A Duncore.c52 u32 msr_base; member
234 hwc->config_base = pmu->msr_base + (2 * hwc->idx); in amd_uncore_add()
235 hwc->event_base = pmu->msr_base + 1 + (2 * hwc->idx); in amd_uncore_add()
745 pmu->msr_base = MSR_F15H_NB_PERF_CTL; in amd_uncore_df_ctx_init()
879 pmu->msr_base = MSR_F16H_L2I_PERF_CTL; in amd_uncore_l3_ctx_init()
1053 pmu->msr_base = MSR_F19H_UMC_PERF_CTL + i * pmu->num_counters * 2; in amd_uncore_umc_ctx_init()

Completed in 9 milliseconds