Home
last modified time | relevance | path

Searched refs:nd (Results 1 – 25 of 47) sorted by relevance

12

/arch/sparc/kernel/
A Ddevices.c34 static int check_cpu_node(phandle nd, int *cur_inst, in check_cpu_node() argument
38 if (!compare(nd, *cur_inst, compare_arg)) { in check_cpu_node()
40 *prom_node = nd; in check_cpu_node()
42 *mid = prom_getintdefault(nd, cpu_mid_prop(), 0); in check_cpu_node()
74 static int cpu_instance_compare(phandle nd, int instance, void *_arg) in cpu_instance_compare() argument
89 static int cpu_mid_compare(phandle nd, int instance, void *_arg) in cpu_mid_compare() argument
94 this_mid = prom_getintdefault(nd, cpu_mid_prop(), 0); in cpu_mid_compare()
/arch/arm/mach-exynos/
A Dfirmware.c198 struct device_node *nd; in exynos_secure_firmware_available() local
201 nd = of_find_compatible_node(NULL, NULL, in exynos_secure_firmware_available()
203 if (!nd) in exynos_secure_firmware_available()
206 addr = of_get_address(nd, 0, NULL, NULL); in exynos_secure_firmware_available()
207 of_node_put(nd); in exynos_secure_firmware_available()
/arch/arm64/boot/dts/mediatek/
A Dmt8173-elm-hana.dtsi21 * Lenovo 100e Chromebook 2nd Gen (MTK) and Lenovo 300e Chromebook 2nd
33 /* Lenovo Ideapad C330 uses G2Touch touchscreen as a 2nd source touchscreen */
46 * Lenovo 100e Chromebook 2nd Gen (MTK) and Lenovo 300e Chromebook 2nd
/arch/arm64/boot/dts/renesas/
A Dr8a77965-salvator-xs.dts3 * Device Tree Source for the Salvator-X 2nd version board with R-Car M3-N
13 model = "Renesas Salvator-X 2nd version board based on r8a77965";
A Dr8a77960-salvator-xs.dts3 * Device Tree Source for the Salvator-X 2nd version board with R-Car M3-W
13 model = "Renesas Salvator-X 2nd version board based on r8a77960";
A Dr8a77961-salvator-xs.dts3 * Device Tree Source for the Salvator-X 2nd version board with R-Car M3-W+
13 model = "Renesas Salvator-X 2nd version board based on r8a77961";
A Dr8a779m5-salvator-xs.dts3 * Device Tree Source for the Salvator-X 2nd version board with R-Car M3Ne-2G
16 model = "Renesas Salvator-X 2nd version board based on r8a779m5";
A Dr8a77951-salvator-xs.dts3 * Device Tree Source for the Salvator-X 2nd version board with R-Car H3 ES2.0+
13 model = "Renesas Salvator-X 2nd version board based on r8a77951";
A Dr8a779m3-salvator-xs.dts3 * Device Tree Source for the Salvator-X 2nd version board with R-Car M3e-2G
16 model = "Renesas Salvator-X 2nd version board based on r8a779m3";
A Dr8a779m1-salvator-xs.dts3 * Device Tree Source for the Salvator-X 2nd version board with R-Car H3e-2G
16 model = "Renesas Salvator-X 2nd version board based on r8a779m1";
A Dsalvator-xs.dtsi3 * Device Tree Source for the Salvator-X 2nd version board
11 model = "Renesas Salvator-X 2nd version board";
/arch/powerpc/platforms/powermac/
A Dpci.c1036 struct device_node* nd; in pmac_pcibios_after_init() local
1038 for_each_node_by_name(nd, "firewire") { in pmac_pcibios_after_init()
1039 if (nd->parent && (of_device_is_compatible(nd, "pci106b,18") || in pmac_pcibios_after_init()
1040 of_device_is_compatible(nd, "pci106b,30") || in pmac_pcibios_after_init()
1041 of_device_is_compatible(nd, "pci11c1,5811")) in pmac_pcibios_after_init()
1043 pmac_call_feature(PMAC_FTR_1394_ENABLE, nd, 0, 0); in pmac_pcibios_after_init()
1044 pmac_call_feature(PMAC_FTR_1394_CABLE_POWER, nd, 0, 0); in pmac_pcibios_after_init()
1047 for_each_node_by_name(nd, "ethernet") { in pmac_pcibios_after_init()
1048 if (nd->parent && of_device_is_compatible(nd, "gmac") in pmac_pcibios_after_init()
1049 && of_device_is_compatible(nd->parent, "uni-north")) in pmac_pcibios_after_init()
[all …]
/arch/alpha/lib/
A Dcsum_ipv6_magic.S52 or $1,$22,$1 # .. e1 : 2nd src word complete
65 or $3,$24,$3 # .. e1 : 2nd dst word complete
A Dev6-csum_ipv6_magic.S91 or $1,$5,$1 # E : 2nd src word complete
102 or $3,$23,$3 # E : U L U L : 2nd dst word complete
/arch/powerpc/platforms/8xx/
A DKconfig76 Enable FEC2 to serve as 2-nd Ethernet channel. Note that SMC2
77 (often 2-nd UART) will not work if this is enabled.
83 Enable SCC3 to serve as 2-nd Ethernet channel. Note that SMC1
84 (often 1-nd UART) will not work if this is enabled.
/arch/mips/cavium-octeon/
A DKconfig58 bool "Lock the 2nd level interrupt handler in L2"
62 Lock the 2nd level interrupt handler in L2.
/arch/s390/include/asm/
A Dap.h111 unsigned int nd : 8; /* nr of domains */ member
239 unsigned char nd; /* max # of Domains - 1 */ member
/arch/sparc/mm/
A Dsrmmu.c1021 phandle nd; in init_vac_layout() local
1030 nd = prom_getchild(prom_root_node); in init_vac_layout()
1031 while ((nd = prom_getsibling(nd)) != 0) { in init_vac_layout()
1032 prom_getstring(nd, "device_type", node_str, sizeof(node_str)); in init_vac_layout()
1034 vac_line_size = prom_getint(nd, "cache-line-size"); in init_vac_layout()
1039 cache_lines = prom_getint(nd, "cache-nlines"); in init_vac_layout()
1060 if (nd == 0) { in init_vac_layout()
/arch/m68k/fpsp040/
A Dbugfix.S214 bfextu CMDREG2B(%a6){#6:#3},%d1 |get 2nd dest
215 cmpb %d0,%d1 |cmp 1st dest with 2nd dest
218 cmpb %d0,%d1 |cmp 1st src with 2nd dest
364 bfextu CMDREG2B(%a6){#6:#3},%d1 |get 2nd dest
365 cmpb %d0,%d1 |cmp 1st dest with 2nd dest
/arch/arm64/boot/dts/ti/
A Dk3-am642-evm-icssg1-dualemac.dtso3 * DT overlay for enabling 2nd ICSSG1 port on AM642 EVM
/arch/powerpc/boot/dts/
A Dpcm030.dts89 0xc800 0 0 1 &mpc5200_pic 1 1 3 // 2nd slot
A Dmedia5200.dts89 0xc800 0 0 1 &media5200_fpga 0 3 // 2nd slot
A Dlite5200b.dts112 0xc800 0 0 1 &mpc5200_pic 1 1 3 // 2nd slot
/arch/arm/boot/dts/nxp/mxs/
A Dimx28-lwe.dtsi131 /* 2nd sector for SPL boot img source data */
/arch/x86/kernel/
A Dftrace_32.S135 movl 21*4(%esp), %edx # 2nd argument: parent ip

Completed in 38 milliseconds

12