Home
last modified time | relevance | path

Searched refs:prio (Results 1 – 25 of 33) sorted by relevance

12

/arch/powerpc/sysdev/
A Dipic.c380 .prio = 0,
386 .prio = 0,
392 .prio = 0,
398 .prio = 0,
404 .prio = 0,
410 .prio = 0,
416 .prio = 0,
422 .prio = 0,
428 .prio = 0,
434 .prio = 0,
[all …]
A Dehv_pic.c75 unsigned int config, prio, cpu_dest; in ehv_pic_set_affinity() local
80 ev_int_get_config(src, &config, &prio, &cpu_dest); in ehv_pic_set_affinity()
81 ev_int_set_config(src, config, prio, cpuid); in ehv_pic_set_affinity()
115 unsigned int vecpri, vold, vnew, prio, cpu_dest; in ehv_pic_set_irq_type() local
126 ev_int_get_config(src, &vold, &prio, &cpu_dest); in ehv_pic_set_irq_type()
137 prio = 8; in ehv_pic_set_irq_type()
139 ev_int_set_config(src, vecpri, prio, cpu_dest); in ehv_pic_set_irq_type()
A Dipic.h49 u8 prio; /* priority register offset from base */ member
/arch/powerpc/sysdev/xive/
A Dspapr.c212 unsigned long prio, in plpar_int_set_source_config() argument
259 *prio = retbuf[1]; in plpar_int_get_source_config()
455 prio, sw_irq); in xive_spapr_configure_irq()
472 *prio = h_prio; in xive_spapr_get_irq_config()
504 target, prio); in xive_spapr_configure_queue()
532 u8 prio) in xive_spapr_setup_queue() argument
546 u8 prio) in xive_spapr_cleanup_queue() argument
714 int prio, found; in xive_get_max_prio() local
739 for (prio = 0; prio < 8; prio++) { in xive_get_max_prio()
747 if (prio >= base && prio < base + range) in xive_get_max_prio()
[all …]
A Dnative.c104 rc = opal_xive_set_irq_config(hw_irq, target, prio, sw_irq); in xive_native_configure_irq()
120 rc = opal_xive_get_irq_config(hw_irq, &vp, prio, &lirq); in xive_native_get_irq_config()
152 rc = opal_xive_get_queue_info(vp_id, prio, NULL, NULL, in xive_native_configure_queue()
201 rc = opal_xive_set_queue_info(vp_id, prio, 0, 0, 0); in __xive_native_disable_queue()
212 __xive_native_disable_queue(vp_id, q, prio); in xive_native_disable_queue()
218 struct xive_q *q = &xc->queue[prio]; in xive_native_setup_queue()
226 q, prio, qpage, xive_queue_shift, false); in xive_native_setup_queue()
231 struct xive_q *q = &xc->queue[prio]; in xive_native_cleanup_queue()
779 int xive_native_get_queue_info(u32 vp_id, u32 prio, in xive_native_get_queue_info() argument
793 rc = opal_xive_get_queue_info(vp_id, prio, &qpage, &qsize, in xive_native_get_queue_info()
[all …]
A Dxive-internal.h42 int (*configure_irq)(u32 hw_irq, u32 target, u8 prio, u32 sw_irq);
43 int (*get_irq_config)(u32 hw_irq, u32 *target, u8 *prio,
45 int (*setup_queue)(unsigned int cpu, struct xive_cpu *xc, u8 prio);
46 void (*cleanup_queue)(unsigned int cpu, struct xive_cpu *xc, u8 prio);
A Dcommon.c154 u8 prio = 0; in xive_scan_interrupts() local
160 prio = ffs(xc->pending_prio) - 1; in xive_scan_interrupts()
182 xc->pending_prio &= ~(1 << prio); in xive_scan_interrupts()
189 q = &xc->queue[prio]; in xive_scan_interrupts()
201 prio = 0xff; in xive_scan_interrupts()
204 if (prio != xc->cppr) { in xive_scan_interrupts()
206 xc->cppr = prio; in xive_scan_interrupts()
302 u8 prio; in xmon_xive_get_irq_config() local
312 hw_irq, target, prio, lirq); in xmon_xive_get_irq_config()
1754 u8 prio; in xive_debug_show_irq() local
[all …]
/arch/powerpc/kvm/
A Dbook3s_xive.c137 u8 prio = 0xff; in xive_vm_scan_interrupts() local
152 if (prio >= xc->cppr || prio > 7) { in xive_vm_scan_interrupts()
154 prio = xc->mfrr; in xive_vm_scan_interrupts()
235 prio = xc->mfrr; in xive_vm_scan_interrupts()
272 xc->cppr = prio; in xive_vm_scan_interrupts()
374 u8 pending, prio; in xive_vm_push_pending_to_hw() local
393 unsigned int prio; in xive_vm_scan_for_rerouted_irqs() local
396 for (prio = xc->cppr; prio < KVMPPC_XIVE_Q_COUNT; prio++) { in xive_vm_scan_for_rerouted_irqs()
1561 u8 prio; in kvmppc_xive_set_mapped() local
1656 u8 prio; in kvmppc_xive_clr_mapped() local
[all …]
A Dbook3s_xive.h261 static inline u8 xive_prio_from_guest(u8 prio) in xive_prio_from_guest() argument
263 if (prio == 0xff || prio < 6) in xive_prio_from_guest()
264 return prio; in xive_prio_from_guest()
268 static inline u8 xive_prio_to_guest(u8 prio) in xive_prio_to_guest() argument
270 return prio; in xive_prio_to_guest()
298 int kvmppc_xive_select_target(struct kvm *kvm, u32 *server, u8 prio);
299 int kvmppc_xive_attach_escalation(struct kvm_vcpu *vcpu, u8 prio,
A De500_emulate.c35 int prio = -1; in dbell2prio() local
39 prio = BOOKE_IRQPRIO_DBELL; in dbell2prio()
42 prio = BOOKE_IRQPRIO_DBELL_CRIT; in dbell2prio()
48 return prio; in dbell2prio()
54 int prio = dbell2prio(param); in kvmppc_e500_emul_msgclr() local
56 if (prio < 0) in kvmppc_e500_emul_msgclr()
59 clear_bit(prio, &vcpu->arch.pending_exceptions); in kvmppc_e500_emul_msgclr()
66 int prio = dbell2prio(rb); in kvmppc_e500_emul_msgsnd() local
71 if (prio < 0) in kvmppc_e500_emul_msgsnd()
77 set_bit(prio, &cvcpu->arch.pending_exceptions); in kvmppc_e500_emul_msgsnd()
A Dbook3s_xive_native.c47 struct xive_q *q = &xc->queues[prio]; in kvmppc_xive_native_cleanup_queue()
57 u8 prio, __be32 *qpage, in kvmppc_xive_native_configure_queue() argument
817 unsigned int prio; in kvmppc_xive_reset() local
824 for (prio = 0; prio < KVMPPC_XIVE_Q_COUNT; prio++) { in kvmppc_xive_reset()
830 if (xc->esc_virq[prio]) { in kvmppc_xive_reset()
831 free_irq(xc->esc_virq[prio], vcpu); in kvmppc_xive_reset()
833 kfree(xc->esc_virq_names[prio]); in kvmppc_xive_reset()
834 xc->esc_virq[prio] = 0; in kvmppc_xive_reset()
894 unsigned int prio; in kvmppc_xive_native_vcpu_eq_sync() local
900 for (prio = 0; prio < KVMPPC_XIVE_Q_COUNT; prio++) { in kvmppc_xive_native_vcpu_eq_sync()
[all …]
A Dbook3s.c142 unsigned int prio; in kvmppc_book3s_vec2irqprio() local
151 case 0x500: prio = BOOK3S_IRQPRIO_EXTERNAL; break; in kvmppc_book3s_vec2irqprio()
152 case 0x600: prio = BOOK3S_IRQPRIO_ALIGNMENT; break; in kvmppc_book3s_vec2irqprio()
153 case 0x700: prio = BOOK3S_IRQPRIO_PROGRAM; break; in kvmppc_book3s_vec2irqprio()
154 case 0x800: prio = BOOK3S_IRQPRIO_FP_UNAVAIL; break; in kvmppc_book3s_vec2irqprio()
156 case 0xc00: prio = BOOK3S_IRQPRIO_SYSCALL; break; in kvmppc_book3s_vec2irqprio()
157 case 0xd00: prio = BOOK3S_IRQPRIO_DEBUG; break; in kvmppc_book3s_vec2irqprio()
158 case 0xf20: prio = BOOK3S_IRQPRIO_ALTIVEC; break; in kvmppc_book3s_vec2irqprio()
159 case 0xf40: prio = BOOK3S_IRQPRIO_VSX; break; in kvmppc_book3s_vec2irqprio()
161 default: prio = BOOK3S_IRQPRIO_MAX; break; in kvmppc_book3s_vec2irqprio()
[all …]
A Dbook3s_xics.c1183 u64 val, prio; in xics_get_source() local
1196 prio = irqp->priority; in xics_get_source()
1197 if (prio == MASKED) { in xics_get_source()
1199 prio = irqp->saved_priority; in xics_get_source()
1201 val |= prio << KVM_XICS_PRIORITY_SHIFT; in xics_get_source()
1233 u8 prio; in xics_set_source() local
1251 prio = val >> KVM_XICS_PRIORITY_SHIFT; in xics_set_source()
1252 if (prio != MASKED && in xics_set_source()
1259 irqp->saved_priority = prio; in xics_set_source()
1261 prio = MASKED; in xics_set_source()
[all …]
/arch/powerpc/include/asm/
A Dxive.h116 int xive_native_configure_irq(u32 hw_irq, u32 target, u8 prio, u32 sw_irq);
118 int xive_native_configure_queue(u32 vp_id, struct xive_q *q, u8 prio,
120 void xive_native_disable_queue(u32 vp_id, struct xive_q *q, u8 prio);
131 int xive_native_get_queue_info(u32 vp_id, uint32_t prio,
138 int xive_native_get_queue_state(u32 vp_id, uint32_t prio, u32 *qtoggle,
140 int xive_native_set_queue_state(u32 vp_id, uint32_t prio, u32 qtoggle,
A Dopal.h247 int64_t opal_xive_set_irq_config(uint32_t girq, uint64_t vp, uint8_t prio,
249 int64_t opal_xive_get_queue_info(uint64_t vp, uint32_t prio,
255 int64_t opal_xive_set_queue_info(uint64_t vp, uint32_t prio,
274 int64_t opal_xive_get_queue_state(uint64_t vp, uint32_t prio,
277 int64_t opal_xive_set_queue_state(uint64_t vp, uint32_t prio,
A Dxics.h56 void (*set_priority)(unsigned char prio);
/arch/powerpc/platforms/cell/spufs/
A Dsched.c74 #define SCALE_PRIO(x, prio) \ argument
87 if (ctx->prio < NORMAL_PRIO) in spu_set_timeslice()
117 if (rt_prio(current->prio)) in __spu_update_sched_info()
118 ctx->prio = current->prio; in __spu_update_sched_info()
120 ctx->prio = current->static_prio; in __spu_update_sched_info()
507 int prio = ctx->prio; in __spu_del_from_rq() local
637 if (tmp && tmp->prio > ctx->prio && in find_victim()
639 (!victim || tmp->prio > victim->prio)) { in find_victim()
665 if (!spu || victim->prio <= ctx->prio) { in find_victim()
790 if (!spu && rt_prio(ctx->prio)) in spu_activate()
[all …]
/arch/arc/kernel/
A Dintc-arcv2.c17 unsigned int pad:3, firq:1, prio:4, exts:8, irqs:8, ver:8; member
19 unsigned int ver:8, irqs:8, exts:8, prio:4, firq:1, pad:3;
67 irq_prio = irq_bcr.prio; /* Encoded as N-1 for N levels */ in arc_init_IRQ()
A Dentry-arcv2.S74 # global interrupt enable bits in STATUS32 (.IE for 1 prio, .E[] for 2 prio)
89 ; so a higher prio interrupt taken here won't clobber prev prio icause
/arch/x86/kernel/
A Ditmt.c187 void sched_set_itmt_core_prio(int prio, int cpu) in sched_set_itmt_core_prio() argument
189 per_cpu(sched_core_priority, cpu) = prio; in sched_set_itmt_core_prio()
/arch/riscv/kvm/
A Daia.c284 static void aia_set_iprio8(struct kvm_vcpu *vcpu, unsigned int irq, u8 prio) in aia_set_iprio8() argument
315 hviprio |= (unsigned long)prio << (bitpos % BITS_PER_LONG); in aia_set_iprio8()
346 u8 prio; in aia_rmw_iprio() local
358 prio = aia_get_iprio8(vcpu, first_irq + i); in aia_rmw_iprio()
359 old_val |= (unsigned long)prio << (TOPI_IPRIO_BITS * i); in aia_rmw_iprio()
368 prio = (new_val >> (TOPI_IPRIO_BITS * i)) & in aia_rmw_iprio()
370 aia_set_iprio8(vcpu, first_irq + i, prio); in aia_rmw_iprio()
/arch/x86/include/asm/
A Dtopology.h257 void sched_set_itmt_core_prio(int prio, int core_cpu);
268 static inline void sched_set_itmt_core_prio(int prio, int core_cpu) in sched_set_itmt_core_prio() argument
/arch/arm/mach-pxa/
A Ddevices.h3 .prio = PXAD_PRIO_##_prio, .drcmr = _requestor })
/arch/alpha/kernel/
A Dosf_sys.c1270 int prio = sys_getpriority(which, who); in SYSCALL_DEFINE2() local
1271 if (prio >= 0) { in SYSCALL_DEFINE2()
1276 prio = 20 - prio; in SYSCALL_DEFINE2()
1278 return prio; in SYSCALL_DEFINE2()
/arch/mips/include/asm/octeon/
A Dcvmx-sriox-defs.h315 uint64_t prio:4; member
319 uint64_t prio:4;
729 uint64_t prio:2; member
751 uint64_t prio:2;
760 uint64_t prio:2; member
770 uint64_t prio:2;

Completed in 687 milliseconds

12