| /arch/mips/ralink/ |
| A D | timer.c | 56 rt_timer_w32(rt, TIMER_REG_TMR0LOAD, rt->timer_freq / rt->timer_div); in rt_timer_irq() 66 dev_name(rt->dev), rt); in rt_timer_request() 79 rt->timer_div = rt->timer_freq; in rt_timer_config() 83 rt_timer_w32(rt, TIMER_REG_TMR0LOAD, rt->timer_freq / rt->timer_div); in rt_timer_config() 92 rt_timer_w32(rt, TIMER_REG_TMR0LOAD, rt->timer_freq / rt->timer_div); in rt_timer_enable() 103 struct rt_timer *rt; in rt_timer_probe() local 106 rt = devm_kzalloc(&pdev->dev, sizeof(*rt), GFP_KERNEL); in rt_timer_probe() 107 if (!rt) { in rt_timer_probe() 113 if (rt->irq < 0) in rt_timer_probe() 114 return rt->irq; in rt_timer_probe() [all …]
|
| /arch/mips/include/asm/octeon/ |
| A D | crypto.h | 48 : [rt] "=d" (__value) \ 84 : [rt] "d" (value)); \ 95 : [rt] "d" (value)); \ 110 : [rt] "d" (value)); \ 122 : [rt] "=d" (__value) \ 136 : [rt] "d" (value)); \ 147 : [rt] "d" (value)); \ 158 : [rt] "d" (value)); \ 169 : [rt] "d" (value)); \ 184 : [rt] "d" (value)); \ [all …]
|
| /arch/mips/include/asm/ |
| A D | uasm.h | 213 # define UASM_i_LW(buf, rs, rt, off) uasm_i_ld(buf, rs, rt, off) argument 214 # define UASM_i_LWX(buf, rs, rt, rd) uasm_i_ldx(buf, rs, rt, rd) argument 215 # define UASM_i_MFC0(buf, rt, rd...) uasm_i_dmfc0(buf, rt, rd) argument 216 # define UASM_i_MTC0(buf, rt, rd...) uasm_i_dmtc0(buf, rt, rd) argument 224 # define UASM_i_SW(buf, rs, rt, off) uasm_i_sd(buf, rs, rt, off) argument 228 # define UASM_i_LL(buf, rs, rt, off) uasm_i_ll(buf, rs, rt, off) argument 229 # define UASM_i_LW(buf, rs, rt, off) uasm_i_lw(buf, rs, rt, off) argument 230 # define UASM_i_LWX(buf, rs, rt, rd) uasm_i_lwx(buf, rs, rt, rd) argument 231 # define UASM_i_MFC0(buf, rt, rd...) uasm_i_mfc0(buf, rt, rd) argument 232 # define UASM_i_MTC0(buf, rt, rd...) uasm_i_mtc0(buf, rt, rd) argument [all …]
|
| A D | mipsmtregs.h | 193 _ASM_MACRO_1R(dvpe, rt, \ 218 _ASM_MACRO_1R(evpe, rt, \ 247 _ASM_MACRO_1R(dmt, rt, \ 272 _ASM_MACRO_1R(emt, rt, \ 317 #define mftc0(rt, sel) \ argument 325 " mftc0 %0, " #rt ", " #sel " \n" \ 334 _ASM_MACRO_2R(mftgpr, rs, rt, \ 341 #define mftgpr(rt) \ argument 349 " mftgpr %0," #rt " \n" \ 357 #define mftr(rt, u, sel) \ argument [all …]
|
| /arch/arm/mm/ |
| A D | cache-v7m.S | 28 ldr \rt, [\rt] 34 str\c \rt, [\tmp] 38 .macro read_ccsidr, rt 42 .macro read_clidr, rt 53 .macro dcisw, rt, tmp 60 .macro dccisw, rt, tmp 85 .macro dccmvau, rt, tmp 108 v7m_cacheop \rt, \rt, V7M_SCB_ICIALLU 109 mov \rt, #0 117 v7m_cacheop \rt, \rt, V7M_SCB_BPIALL [all …]
|
| /arch/arm64/kvm/hyp/ |
| A D | vgic-v3-sr.c | 802 u32 vid = vcpu_get_reg(vcpu, rt); in __vgic_v3_write_dir() 825 u32 vid = vcpu_get_reg(vcpu, rt); in __vgic_v3_write_eoir() 948 vcpu_set_reg(vcpu, rt, val); in __vgic_v3_read_apxrn() 962 u32 vmcr, int rt) in __vgic_v3_read_apxr0() argument 968 u32 vmcr, int rt) in __vgic_v3_read_apxr1() argument 1026 vcpu_set_reg(vcpu, rt, vmcr); in __vgic_v3_read_pmr() 1044 vcpu_set_reg(vcpu, rt, val); in __vgic_v3_read_rpr() 1063 vcpu_set_reg(vcpu, rt, val); in __vgic_v3_read_ctlr() 1154 int rt; in __vgic_v3_perform_cpuif_access() local 1279 rt = kvm_vcpu_sys_get_rt(vcpu); in __vgic_v3_perform_cpuif_access() [all …]
|
| /arch/mips/kernel/ |
| A D | mips-r2-to-r6-emul.c | 405 s32 rt, rs; in mult_func() local 432 u32 rt, rs; in multu_func() local 437 rt = res; in multu_func() 455 s32 rt, rs; in div_func() local 477 u32 rt, rs; in divu_func() local 500 s64 rt, rs; in dmult_func() local 532 u64 rt, rs; in dmultu_func() local 645 rt = res; in madd_func() 674 rt = res; in maddu_func() 703 rt = res; in msub_func() [all …]
|
| A D | branch.c | 79 regs->regs[insn.mm_i_format.rt] = in __mm_isBranchInstr() 89 switch (insn.mm_i_format.rt) { in __mm_isBranchInstr() 178 switch (insn.mm_i_format.rt) { in __mm_isBranchInstr() 452 switch (insn.i_format.rt) { in __compute_return_epc_for_insn() 611 if (!insn.i_format.rt && NO_R6EMU) in __compute_return_epc_for_insn() 695 reg = insn.i_format.rt; in __compute_return_epc_for_insn() 717 bit = (insn.i_format.rt >> 2); in __compute_return_epc_for_insn() 720 switch (insn.i_format.rt & 3) { in __compute_return_epc_for_insn() 726 if (insn.i_format.rt == 2) in __compute_return_epc_for_insn() 738 if (insn.i_format.rt == 3) in __compute_return_epc_for_insn() [all …]
|
| A D | rtlx.c | 286 struct rtlx_channel *rt; in rtlx_write() local 294 rt = &rtlx->channel[index]; in rtlx_write() 298 rt_read = rt->rt_read; in rtlx_write() 301 count = min_t(size_t, count, write_spacefree(rt_read, rt->rt_write, in rtlx_write() 302 rt->buffer_size)); in rtlx_write() 305 fl = min(count, (size_t) rt->buffer_size - rt->rt_write); in rtlx_write() 307 failed = copy_from_user(rt->rt_buffer + rt->rt_write, buffer, fl); in rtlx_write() 313 failed = copy_from_user(rt->rt_buffer, buffer + fl, count - fl); in rtlx_write() 319 rt->rt_write = (rt->rt_write + count) % rt->buffer_size; in rtlx_write()
|
| A D | unaligned.c | 301 regs->regs[insn.i_format.rt] = value; in emulate_load_store_insn() 316 regs->regs[insn.i_format.rt] = value; in emulate_load_store_insn() 982 reg = insn.mm_i_format.rt; in emulate_load_store_microMIPS() 986 reg = insn.mm_i_format.rt; in emulate_load_store_microMIPS() 990 reg = insn.mm_i_format.rt; in emulate_load_store_microMIPS() 994 reg = insn.mm_i_format.rt; in emulate_load_store_microMIPS() 998 reg = insn.mm_i_format.rt; in emulate_load_store_microMIPS() 1002 reg = insn.mm_i_format.rt; in emulate_load_store_microMIPS() 1006 reg = insn.mm_i_format.rt; in emulate_load_store_microMIPS() 1072 reg = insn.mm16_r5_format.rt; in emulate_load_store_microMIPS() [all …]
|
| /arch/mips/kvm/ |
| A D | emulate.c | 81 switch (insn.i_format.rt) { in kvm_compute_return_epc() 176 if (insn.i_format.rt != 0) in kvm_compute_return_epc() 189 if (insn.i_format.rt != 0) in kvm_compute_return_epc() 208 if (insn.i_format.rt != 0) in kvm_compute_return_epc() 974 u32 rt; in kvm_mips_emulate_store() local 989 rt = inst.i_format.rt; in kvm_mips_emulate_store() 1193 rt = inst.loongson3_lsdc2_format.rt; in kvm_mips_emulate_store() 1275 u32 op, rt; in kvm_mips_emulate_load() local 1278 rt = inst.i_format.rt; in kvm_mips_emulate_load() 1293 vcpu->arch.io_gpr = rt; in kvm_mips_emulate_load() [all …]
|
| /arch/mips/loongson64/ |
| A D | cop2-ex.c | 82 regs->regs[insn.loongson3_lswc2_format.rt] = value; in loongson_cu2_call() 98 set_fpr64(¤t->thread.fpu.fpr[insn.loongson3_lswc2_format.rt], 0, value); in loongson_cu2_call() 119 value = regs->regs[insn.loongson3_lswc2_format.rt]; in loongson_cu2_call() 137 value = get_fpr64(¤t->thread.fpu.fpr[insn.loongson3_lswc2_format.rt], 0); in loongson_cu2_call() 168 regs->regs[insn.loongson3_lsdc2_format.rt] = value; in loongson_cu2_call() 179 regs->regs[insn.loongson3_lsdc2_format.rt] = value; in loongson_cu2_call() 190 regs->regs[insn.loongson3_lsdc2_format.rt] = value; in loongson_cu2_call() 203 set_fpr64(¤t->thread.fpu.fpr[insn.loongson3_lsdc2_format.rt], 0, value); in loongson_cu2_call() 243 value = regs->regs[insn.loongson3_lsdc2_format.rt]; in loongson_cu2_call() 255 value = regs->regs[insn.loongson3_lsdc2_format.rt]; in loongson_cu2_call() [all …]
|
| /arch/x86/pci/ |
| A D | irq.c | 93 return rt; in pirq_check_routing_table() 148 if (!rt) in pirq_convert_irt_table() 164 return rt; in pirq_convert_irt_table() 181 if (rt) in pirq_find_routing_table() 182 return rt; in pirq_find_routing_table() 189 if (rt) in pirq_find_routing_table() 190 return rt; in pirq_find_routing_table() 196 if (rt) in pirq_find_routing_table() 197 return rt; in pirq_find_routing_table() 1309 rt->rtr_vendor, rt->rtr_device); in pirq_find_router() [all …]
|
| A D | pcbios.c | 369 struct irq_routing_table *rt = NULL; in pcibios_get_irq_routing_table() local 405 rt = kmalloc(sizeof(struct irq_routing_table) + opt.size, GFP_KERNEL); in pcibios_get_irq_routing_table() 406 if (rt) { in pcibios_get_irq_routing_table() 407 memset(rt, 0, sizeof(struct irq_routing_table)); in pcibios_get_irq_routing_table() 408 rt->size = opt.size + sizeof(struct irq_routing_table); in pcibios_get_irq_routing_table() 409 rt->exclusive_irqs = map; in pcibios_get_irq_routing_table() 410 memcpy(rt->slots, (void *) page, opt.size); in pcibios_get_irq_routing_table() 415 return rt; in pcibios_get_irq_routing_table()
|
| /arch/powerpc/kernel/ |
| A D | kvm.c | 80 kvm_patch_ins(inst, KVM_INST_LD | rt | (addr & 0x0000fffc)); in kvm_patch_ins_ll() 155 static void __init kvm_patch_ins_mtmsrd(u32 *inst, u32 rt) in kvm_patch_ins_mtmsrd() argument 180 switch (get_rt(rt)) { in kvm_patch_ins_mtmsrd() 190 p[kvm_emulate_mtmsrd_reg_offs] |= rt; in kvm_patch_ins_mtmsrd() 208 static void __init kvm_patch_ins_mtmsr(u32 *inst, u32 rt) in kvm_patch_ins_mtmsr() argument 235 switch (get_rt(rt)) { in kvm_patch_ins_mtmsr() 249 p[kvm_emulate_mtmsr_reg1_offs] |= rt; in kvm_patch_ins_mtmsr() 250 p[kvm_emulate_mtmsr_reg2_offs] |= rt; in kvm_patch_ins_mtmsr() 300 switch (get_rt(rt)) { in kvm_patch_ins_wrtee() 310 p[kvm_emulate_wrtee_reg_offs] |= rt; in kvm_patch_ins_wrtee() [all …]
|
| /arch/arm/probes/kprobes/ |
| A D | actions-arm.c | 73 int rt = (insn >> 12) & 0xf; in emulate_ldrdstrd() local 77 register unsigned long rtv asm("r0") = regs->uregs[rt]; in emulate_ldrdstrd() 78 register unsigned long rt2v asm("r1") = regs->uregs[rt+1]; in emulate_ldrdstrd() 91 regs->uregs[rt] = rtv; in emulate_ldrdstrd() 92 regs->uregs[rt+1] = rt2v; in emulate_ldrdstrd() 102 int rt = (insn >> 12) & 0xf; in emulate_ldr() local 118 if (rt == 15) in emulate_ldr() 121 regs->uregs[rt] = rtv; in emulate_ldr() 133 int rt = (insn >> 12) & 0xf; in emulate_str() local 137 register unsigned long rtv asm("r0") = (rt == 15) ? rtpc in emulate_str() [all …]
|
| A D | actions-thumb.c | 110 int rt = (insn >> 12) & 0xf; in t32_simulate_ldr_literal() local 122 if (rt == 15) { in t32_simulate_ldr_literal() 140 regs->uregs[rt] = rtv; in t32_simulate_ldr_literal() 188 int rt = (insn >> 12) & 0xf; in t32_emulate_ldrstr() local 207 regs->uregs[rt] = rtv; in t32_emulate_ldrstr() 325 int rt = (insn >> 8) & 0x7; in t16_simulate_ldr_literal() local 326 regs->uregs[rt] = base[index]; in t16_simulate_ldr_literal() 335 int rt = (insn >> 8) & 0x7; in t16_simulate_ldrstr_sp_relative() local 337 regs->uregs[rt] = base[index]; in t16_simulate_ldrstr_sp_relative() 339 base[index] = regs->uregs[rt]; in t16_simulate_ldrstr_sp_relative() [all …]
|
| /arch/arm/net/ |
| A D | bpf_jit_32.c | 371 #define ARM_LDR_I(rt, rn, off) arm_bpf_ldst_imm12(ARM_INST_LDR_I, rt, rn, off) argument 379 #define ARM_STR_I(rt, rn, off) arm_bpf_ldst_imm12(ARM_INST_STR_I, rt, rn, off) argument 876 s8 rt; in emit_a32_mov_r() local 1013 s8 rt; in emit_a32_lsh_r64() local 1037 s8 rt; in emit_a32_arsh_r64() local 1062 s8 rt; in emit_a32_rsh_r64() local 1170 const s8 *rd, *rt; in emit_a32_mul_r64() local 1516 const s8 *rt; in emit_push_r64() local 1521 reg_set = (1 << rt[1]) | (1 << rt[0]); in emit_push_r64() 1701 rt = tmp2[0]; in build_insn() [all …]
|
| A D | bpf_jit_32.h | 195 #define ARM_LDR_R(rt, rn, rm) (ARM_INST_LDR_R | ARM_INST_LDST__U \ argument 196 | (rt) << 12 | (rn) << 16 \ 198 #define ARM_LDR_R_SI(rt, rn, rm, type, imm) \ argument 200 | (rt) << 12 | (rn) << 16 \ 202 #define ARM_LDRB_R(rt, rn, rm) (ARM_INST_LDRB_R | ARM_INST_LDST__U \ argument 203 | (rt) << 12 | (rn) << 16 \ 205 #define ARM_LDRH_R(rt, rn, rm) (ARM_INST_LDRH_R | ARM_INST_LDST__U \ argument 206 | (rt) << 12 | (rn) << 16 \
|
| /arch/arm/boot/dts/broadcom/ |
| A D | Makefile | 52 bcm4708-asus-rt-ac56u.dtb \ 53 bcm4708-asus-rt-ac68u.dtb \ 64 bcm47081-asus-rt-n18u.dtb \ 70 bcm4709-asus-rt-ac3200.dtb \ 71 bcm4709-asus-rt-ac87u.dtb \ 77 bcm47094-asus-rt-ac3100.dtb \ 78 bcm47094-asus-rt-ac5300.dtb \ 79 bcm47094-asus-rt-ac88u.dtb \
|
| A D | bcm47094-asus-rt-ac3100.dts | 8 #include "bcm47094-asus-rt-ac3100.dtsi" 11 compatible = "asus,rt-ac3100", "brcm,bcm47094", "brcm,bcm4708";
|
| /arch/mips/include/uapi/asm/ |
| A D | inst.h | 656 __BITFIELD_FIELD(unsigned int rt : 5, 664 __BITFIELD_FIELD(unsigned int rt : 5, 681 __BITFIELD_FIELD(unsigned int rt : 5, 691 __BITFIELD_FIELD(unsigned int rt : 5, 701 __BITFIELD_FIELD(unsigned int rt : 5, 721 __BITFIELD_FIELD(unsigned int rt : 5, 732 __BITFIELD_FIELD(unsigned int rt : 5, 801 __BITFIELD_FIELD(unsigned int rt : 5, 812 __BITFIELD_FIELD(unsigned int rt:5, 858 __BITFIELD_FIELD(unsigned int rt : 5, [all …]
|
| /arch/arm/mach-rpc/ |
| A D | ecard-loader.S | 12 #define CPSR2SPSR(rt) \ argument 13 mrs rt, cpsr; \ 14 msr spsr_cxsf, rt
|
| /arch/powerpc/kvm/ |
| A D | emulate.c | 128 static int kvmppc_emulate_mfspr(struct kvm_vcpu *vcpu, int sprn, int rt) in kvmppc_emulate_mfspr() argument 186 kvmppc_set_gpr(vcpu, rt, spr_val); in kvmppc_emulate_mfspr() 198 int rs, rt, sprn; in kvmppc_emulate_instruction() local 213 rt = get_rt(inst); in kvmppc_emulate_instruction() 245 emulated = kvmppc_emulate_mfspr(vcpu, sprn, rt); in kvmppc_emulate_instruction()
|
| /arch/mips/math-emu/ |
| A D | cp1emu.c | 170 mips32_insn.r_format.rt = in microMIPS32_to_MIPS32() 255 mips32_insn.r_format.rt = in microMIPS32_to_MIPS32() 279 insn.mm_fp3_format.rt; in microMIPS32_to_MIPS32() 303 insn.mm_fp3_format.rt; in microMIPS32_to_MIPS32() 343 insn.mm_fp1_format.rt; in microMIPS32_to_MIPS32() 362 insn.mm_fp1_format.rt; in microMIPS32_to_MIPS32() 385 mips32_insn.fp1_format.rt = in microMIPS32_to_MIPS32() 386 insn.mm_fp1_format.rt; in microMIPS32_to_MIPS32() 452 switch (insn.i_format.rt) { in isBranchInstr() 739 bit = (insn.i_format.rt >> 2); in isBranchInstr() [all …]
|