Home
last modified time | relevance | path

Searched refs:sdr_base (Results 1 – 3 of 3) sorted by relevance

/arch/powerpc/platforms/44x/
A Dpci.c636 unsigned int sdr_base; member
666 val = mfdcri(SDR0, port->sdr_base + sdr_offset); in ppc4xx_pciex_wait_on_sdr()
868 dcri_clrset(SDR0, port->sdr_base + PESDRn_RCSSET, in ppc440spe_pciex_init_port_hw()
989 mtdcri(SDR0, port->sdr_base + PESDRn_RCSSET, in ppc460ex_pciex_init_port_hw()
1006 mtdcri(SDR0, port->sdr_base + PESDRn_RCSSET, in ppc460ex_pciex_init_port_hw()
1085 mtdcri(SDR0, port->sdr_base + PESDRn_RCSSET, in apm821xx_pciex_init_port_hw()
1086 mfdcri(SDR0, port->sdr_base + PESDRn_RCSSET) | in apm821xx_pciex_init_port_hw()
1090 val = PESDR0_460EX_RSTSTA - port->sdr_base; in apm821xx_pciex_init_port_hw()
1095 mtdcri(SDR0, port->sdr_base + PESDRn_RCSSET, in apm821xx_pciex_init_port_hw()
1415 if (port->sdr_base) { in ppc4xx_pciex_port_init()
[all …]
/arch/arm/mach-socfpga/
A Dcore.h33 u32 socfpga_sdram_self_refresh(u32 sdr_base);
A Dpm.c25 static u32 (*socfpga_sdram_self_refresh_in_ocram)(u32 sdr_base);

Completed in 14 milliseconds