Home
last modified time | relevance | path

Searched refs:slow (Results 1 – 25 of 34) sorted by relevance

12

/arch/arc/lib/
A Dmemcmp.S71 ; slow track insn
86 ; slow track insn
99 ; slow track insn
/arch/arm/boot/dts/marvell/
A Darmada-370-seagate-nas-4bay.dts88 slow-gpio = <&pca9554 2 GPIO_ACTIVE_HIGH>;
98 slow-gpio = <&pca9554 5 GPIO_ACTIVE_HIGH>;
A Dkirkwood-ns2.dts30 slow-gpio = <&gpio0 29 0>;
A Dkirkwood-is2.dts30 slow-gpio = <&gpio0 29 0>;
A Dkirkwood-d2net.dts28 slow-gpio = <&gpio0 29 GPIO_ACTIVE_HIGH>;
A Dkirkwood-ns2max.dts49 slow-gpio = <&gpio0 29 0>;
A Dkirkwood-ns2mini.dts50 slow-gpio = <&gpio0 29 0>;
/arch/sh/include/asm/
A Dio.h158 #define __BUILD_IOPORT_SINGLE(pfx, bwlq, type, p, slow) \ argument
166 slow; \
176 slow; \
/arch/s390/
A DKconfig.debug11 Some of these sanity checks may slow down kernel entries and
/arch/sh/lib/
A Dchecksum.S171 bf 3f ! Different alignments, use slow version
173 bf 3f ! If not, do it the slow way
A Dmemset-sh4.S39 cmp/gt r6,r0 ! (MT) 64 > len => slow loop
/arch/arm64/boot/dts/marvell/
A Darmada-8040-mcbin.dtsi114 * the "slow-mode" and disable SDR104, SDR50 and DDR50 modes.
116 marvell,xenon-phy-slow-mode;
A Darmada-8040-puzzle-m801.dts148 * the "slow-mode" and disable SDR104, SDR50 and DDR50 modes.
150 marvell,xenon-phy-slow-mode;
A Darmada-7040-mochabin.dts68 /delete-property/ marvell,xenon-phy-slow-mode;
A Darmada-ap80x.dtsi265 marvell,xenon-phy-slow-mode;
/arch/sh/
A DKconfig.debug80 If running in painfully slow environments, such as an RTL
/arch/arm/boot/dts/intel/ixp/
A Dintel-ixp42x-gateworks-gw2348.dts85 * Set up expansion bus config to a really slow timing.
A Dintel-ixp43x-gateworks-gw2358.dts101 * Set up expansion bus config to a really slow timing.
/arch/alpha/lib/
A Dev6-memcpy.S39 bne $1, $misaligned # U : Nope - gotta do this the slow way
/arch/m68k/
A DKconfig.devices76 is quite slow.
/arch/arm64/boot/dts/exynos/google/
A Dgs101-pixel-common.dtsi153 slow-charger-loop;
/arch/m68k/q40/
A DREADME21 it can make the floppy very slow or practically stop. Other Q40 OS' simply
/arch/arm64/boot/dts/rockchip/
A Dpx30-ringneck.dtsi413 * Hardware CS has a very slow rise time of about 6us,
/arch/riscv/
A DKconfig968 unaligned accesses, the unaligned accesses are assumed to be slow.
971 bool "Assume the system supports slow unaligned memory accesses"
974 Assume that the system supports slow unaligned memory accesses. The
1013 bool "Assume the system supports slow vector unaligned memory accesses"
1016 Assume that the system supports slow vector unaligned memory accesses. The
/arch/powerpc/kvm/
A DKconfig126 are running, "AIL" mode is disabled which may slow interrupts

Completed in 35 milliseconds

12