Searched refs:thresh (Results 1 – 16 of 16) sorted by relevance
| /arch/arm/boot/dts/ti/omap/ |
| A D | omap3-gta04a3.dts | 26 st,click-thresh-x = <8>;
27 st,click-thresh-y = <8>;
28 st,click-thresh-z = <10>;
|
| A D | omap3-overo-common-peripherals.dtsi | 63 st,click-thresh-x = <10>;
64 st,click-thresh-y = <10>;
65 st,click-thresh-z = <10>;
|
| A D | am335x-evmsk.dts | 473 st,click-thresh-x = <10>;
474 st,click-thresh-y = <10>;
475 st,click-thresh-z = <10>;
|
| A D | am335x-evm.dts | 434 st,click-thresh-x = <10>;
435 st,click-thresh-y = <10>;
436 st,click-thresh-z = <10>;
|
| /arch/powerpc/perf/ |
| A D | mpc7450-pmu.c | 155 int thresh, tuse; in mpc7450_get_constraint() local
171 thresh = ((unsigned int)event >> PM_THRESH_SH) & PM_THRESH_MSK; in mpc7450_get_constraint()
173 value |= thresh << 24; in mpc7450_get_constraint()
269 u32 ev, pmc, thresh; in mpc7450_compute_mmcr() local
304 thresh = (ev >> PM_THRESH_SH) & PM_THRESH_MSK; in mpc7450_compute_mmcr()
305 mmcr0 |= thresh << 16; in mpc7450_compute_mmcr()
|
| /arch/x86/events/intel/ |
| A D | bts.c | 150 unsigned long index, thresh = 0, end = phys->size; in bts_config_buffer() local
162 thresh = end - BTS_SAFETY_MARGIN; in bts_config_buffer()
164 thresh = end - BTS_RECORD_SIZE; in bts_config_buffer()
166 thresh = end; in bts_config_buffer()
173 ? ds->bts_buffer_base + thresh in bts_config_buffer()
|
| A D | uncore_discovery.c | 462 DEFINE_UNCORE_FORMAT_ATTR(thresh, thresh, "config:24-31");
|
| A D | uncore_nhmex.c | 197 DEFINE_UNCORE_FORMAT_ATTR(thresh8, thresh, "config:24-31");
|
| A D | uncore_snbep.c | 489 DEFINE_UNCORE_FORMAT_ATTR(thresh9, thresh, "config:24-35");
490 DEFINE_UNCORE_FORMAT_ATTR(thresh8, thresh, "config:24-31");
491 DEFINE_UNCORE_FORMAT_ATTR(thresh6, thresh, "config:24-29");
492 DEFINE_UNCORE_FORMAT_ATTR(thresh5, thresh, "config:24-28");
|
| /arch/arm/boot/dts/intel/pxa/ |
| A D | pxa300-raumfeld-controller.dts | 135 st,click-thresh-x = <10>;
136 st,click-thresh-y = <10>;
137 st,click-thresh-z = <10>;
|
| /arch/mips/include/asm/octeon/ |
| A D | cvmx-fpa-defs.h | 1079 uint64_t thresh:32; member
1081 uint64_t thresh:32;
1118 uint64_t thresh:32; member
1120 uint64_t thresh:32;
1127 uint64_t thresh:29; member
1129 uint64_t thresh:29;
1244 uint64_t thresh:32; member
1246 uint64_t thresh:32;
|
| A D | cvmx-gmxx-defs.h | 2224 uint64_t thresh:6; member
2226 uint64_t thresh:6;
|
| /arch/arm/mach-pxa/ |
| A D | sharpsl_pm.c | 183 struct battery_thresh *thresh; in get_percentage() local
186 …thresh = bl_status ? sharpsl_pm.machinfo->bat_levels_acin_bl : sharpsl_pm.machinfo->bat_levels_aci… in get_percentage()
188 …thresh = bl_status ? sharpsl_pm.machinfo->bat_levels_noac_bl : sharpsl_pm.machinfo->bat_levels_noa… in get_percentage()
190 while (i > 0 && (voltage > thresh[i].voltage)) in get_percentage()
193 return thresh[i].percentage; in get_percentage()
|
| /arch/x86/kernel/cpu/mce/ |
| A D | intel.c | 138 static void cmci_set_threshold(int bank, int thresh) in cmci_set_threshold() argument
146 wrmsrq(MSR_IA32_MCx_CTL2(bank), val | thresh); in cmci_set_threshold()
|
| /arch/x86/kernel/ |
| A D | tsc.c | 361 u64 thresh = tsc_khz ? tsc_khz >> 5 : TSC_DEFAULT_THRESHOLD; in tsc_read_refs() local
371 if ((t2 - t1) < thresh) in tsc_read_refs()
|
| /arch/mips/cavium-octeon/executive/ |
| A D | cvmx-spi.c | 372 gmxx_tx_spi_thresh.s.thresh = 4; in cvmx_spi_calendar_setup_cb()
|
Completed in 60 milliseconds