| /drivers/gpu/drm/amd/amdgpu/ |
| A D | gfx_v6_0.c | 506 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in gfx_v6_0_tiling_mode_table_init()
533 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in gfx_v6_0_tiling_mode_table_init()
540 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in gfx_v6_0_tiling_mode_table_init()
551 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in gfx_v6_0_tiling_mode_table_init()
559 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in gfx_v6_0_tiling_mode_table_init()
700 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in gfx_v6_0_tiling_mode_table_init()
748 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in gfx_v6_0_tiling_mode_table_init()
780 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in gfx_v6_0_tiling_mode_table_init()
788 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in gfx_v6_0_tiling_mode_table_init()
797 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in gfx_v6_0_tiling_mode_table_init()
[all …]
|
| A D | gfx_v8_0.c | 2202 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in gfx_v8_0_tiling_mode_table_init()
2206 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in gfx_v8_0_tiling_mode_table_init()
2394 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in gfx_v8_0_tiling_mode_table_init()
2398 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in gfx_v8_0_tiling_mode_table_init()
2583 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in gfx_v8_0_tiling_mode_table_init()
2587 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in gfx_v8_0_tiling_mode_table_init()
2773 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in gfx_v8_0_tiling_mode_table_init()
2778 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in gfx_v8_0_tiling_mode_table_init()
2783 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in gfx_v8_0_tiling_mode_table_init()
2808 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in gfx_v8_0_tiling_mode_table_init()
[all …]
|
| A D | gfx_v7_0.c | 1137 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in gfx_v7_0_tiling_mode_table_init()
1141 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in gfx_v7_0_tiling_mode_table_init()
1145 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in gfx_v7_0_tiling_mode_table_init()
1149 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in gfx_v7_0_tiling_mode_table_init()
1153 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in gfx_v7_0_tiling_mode_table_init()
1173 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in gfx_v7_0_tiling_mode_table_init()
1177 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in gfx_v7_0_tiling_mode_table_init()
1181 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in gfx_v7_0_tiling_mode_table_init()
1320 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in gfx_v7_0_tiling_mode_table_init()
1324 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in gfx_v7_0_tiling_mode_table_init()
[all …]
|
| /drivers/gpu/drm/radeon/ |
| A D | cik.c | 2588 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in cik_tiling_mode_table_init()
2592 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in cik_tiling_mode_table_init()
2596 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in cik_tiling_mode_table_init()
2600 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in cik_tiling_mode_table_init()
2604 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in cik_tiling_mode_table_init()
2620 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in cik_tiling_mode_table_init()
2624 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in cik_tiling_mode_table_init()
2628 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in cik_tiling_mode_table_init()
2632 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in cik_tiling_mode_table_init()
2813 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in cik_tiling_mode_table_init()
[all …]
|
| A D | si.c | 2556 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in si_tiling_mode_table_init()
2610 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in si_tiling_mode_table_init()
2646 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in si_tiling_mode_table_init()
2655 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in si_tiling_mode_table_init()
2691 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in si_tiling_mode_table_init()
2700 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in si_tiling_mode_table_init()
2771 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in si_tiling_mode_table_init()
2825 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in si_tiling_mode_table_init()
2861 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in si_tiling_mode_table_init()
2870 BANK_HEIGHT(ADDR_SURF_BANK_HEIGHT_1) | in si_tiling_mode_table_init()
[all …]
|
| A D | sid.h | 1212 # define ADDR_SURF_BANK_HEIGHT_1 0 macro
|
| A D | cikd.h | 1266 # define ADDR_SURF_BANK_HEIGHT_1 0 macro
|
| A D | evergreend.h | 2223 # define ADDR_SURF_BANK_HEIGHT_1 0 macro
|
| /drivers/gpu/drm/amd/include/asic_reg/bif/ |
| A D | bif_5_1_enum.h | 964 ADDR_SURF_BANK_HEIGHT_1 = 0x0, enumerator
|
| A D | bif_5_0_enum.h | 1094 ADDR_SURF_BANK_HEIGHT_1 = 0x0, enumerator
|
| /drivers/gpu/drm/amd/include/asic_reg/smu/ |
| A D | smu_8_0_enum.h | 964 ADDR_SURF_BANK_HEIGHT_1 = 0x0, enumerator
|
| A D | smu_7_1_0_enum.h | 1123 ADDR_SURF_BANK_HEIGHT_1 = 0x0, enumerator
|
| A D | smu_7_1_1_enum.h | 1124 ADDR_SURF_BANK_HEIGHT_1 = 0x0, enumerator
|
| A D | smu_7_1_2_enum.h | 1142 ADDR_SURF_BANK_HEIGHT_1 = 0x0, enumerator
|
| A D | smu_7_1_3_enum.h | 1178 ADDR_SURF_BANK_HEIGHT_1 = 0x0, enumerator
|
| /drivers/gpu/drm/amd/include/asic_reg/gmc/ |
| A D | gmc_8_2_enum.h | 964 ADDR_SURF_BANK_HEIGHT_1 = 0x0, enumerator
|
| A D | gmc_8_1_enum.h | 1094 ADDR_SURF_BANK_HEIGHT_1 = 0x0, enumerator
|
| /drivers/gpu/drm/amd/include/asic_reg/dce/ |
| A D | dce_8_0_enum.h | 1049 ADDR_SURF_BANK_HEIGHT_1 = 0x0, enumerator
|
| A D | dce_10_0_enum.h | 1669 ADDR_SURF_BANK_HEIGHT_1 = 0x0, enumerator
|
| A D | dce_11_0_enum.h | 5536 ADDR_SURF_BANK_HEIGHT_1 = 0x0, enumerator
|
| /drivers/gpu/drm/amd/include/asic_reg/uvd/ |
| A D | uvd_6_0_enum.h | 977 ADDR_SURF_BANK_HEIGHT_1 = 0x0, enumerator
|
| A D | uvd_5_0_enum.h | 1107 ADDR_SURF_BANK_HEIGHT_1 = 0x0, enumerator
|
| /drivers/gpu/drm/amd/include/asic_reg/oss/ |
| A D | oss_2_4_enum.h | 1259 ADDR_SURF_BANK_HEIGHT_1 = 0x0, enumerator
|
| A D | oss_3_0_1_enum.h | 1360 ADDR_SURF_BANK_HEIGHT_1 = 0x0, enumerator
|
| A D | oss_3_0_enum.h | 1393 ADDR_SURF_BANK_HEIGHT_1 = 0x0, enumerator
|