Searched refs:CCK_REG_DSI_PLL_CONTROL (Results 1 – 2 of 2) sorted by relevance
| /drivers/gpu/drm/i915/display/ |
| A D | vlv_dsi_pll.c | 224 vlv_cck_write(display->drm, CCK_REG_DSI_PLL_CONTROL, 0); in vlv_dsi_pll_enable()
226 vlv_cck_write(display->drm, CCK_REG_DSI_PLL_CONTROL, in vlv_dsi_pll_enable()
234 vlv_cck_write(display->drm, CCK_REG_DSI_PLL_CONTROL, config->dsi_pll.ctrl); in vlv_dsi_pll_enable()
236 if (wait_for(vlv_cck_read(display->drm, CCK_REG_DSI_PLL_CONTROL) & in vlv_dsi_pll_enable()
257 tmp = vlv_cck_read(display->drm, CCK_REG_DSI_PLL_CONTROL); in vlv_dsi_pll_disable()
260 vlv_cck_write(display->drm, CCK_REG_DSI_PLL_CONTROL, tmp); in vlv_dsi_pll_disable()
331 pll_ctl = vlv_cck_read(display->drm, CCK_REG_DSI_PLL_CONTROL); in vlv_dsi_get_pclk()
597 cur_state = vlv_cck_read(display->drm, CCK_REG_DSI_PLL_CONTROL) & DSI_PLL_VCO_EN; in assert_dsi_pll()
|
| /drivers/gpu/drm/i915/ |
| A D | vlv_iosf_sb_reg.h | 141 #define CCK_REG_DSI_PLL_CONTROL 0x48 macro
|
Completed in 5 milliseconds