Searched refs:CCK_REG_DSI_PLL_DIVIDER (Results 1 – 2 of 2) sorted by relevance
159 #define CCK_REG_DSI_PLL_DIVIDER 0x4c macro
225 vlv_cck_write(display->drm, CCK_REG_DSI_PLL_DIVIDER, config->dsi_pll.div); in vlv_dsi_pll_enable()332 pll_div = vlv_cck_read(display->drm, CCK_REG_DSI_PLL_DIVIDER); in vlv_dsi_get_pclk()
Completed in 9 milliseconds