Home
last modified time | relevance | path

Searched refs:CHELSIO_CHIP_VERSION (Results 1 – 22 of 22) sorted by relevance

/drivers/net/ethernet/chelsio/cxgb4/
A Dt4_chip_type.h53 #define CHELSIO_CHIP_VERSION(code) (((code) >> 4) & 0xf) macro
74 return (CHELSIO_CHIP_VERSION(chip) == CHELSIO_T4); in is_t4()
79 return (CHELSIO_CHIP_VERSION(chip) == CHELSIO_T5); in is_t5()
84 return (CHELSIO_CHIP_VERSION(chip) == CHELSIO_T6); in is_t6()
A Dt4_hw.c156 if (CHELSIO_CHIP_VERSION(adap->params.chip) <= CHELSIO_T5) in t4_hw_pci_read_cfg4()
3612 hdr->chip, CHELSIO_CHIP_VERSION(adap->params.chip)); in t4_fw_matches_chip()
4513 if (CHELSIO_CHIP_VERSION(adapter->params.chip) <= CHELSIO_T5) in sge_intr_handler()
5083 if (CHELSIO_CHIP_VERSION(adapter->params.chip) <= CHELSIO_T5) in t4_intr_enable()
5121 if (CHELSIO_CHIP_VERSION(adap->params.chip) <= CHELSIO_T5) in t4_chip_rss_size()
6107 chip_version = CHELSIO_CHIP_VERSION(adapter->params.chip); in compute_mps_bg_map()
6379 if (CHELSIO_CHIP_VERSION(adap->params.chip) >= CHELSIO_T5) { in t4_get_port_stats()
6413 if (CHELSIO_CHIP_VERSION(adap->params.chip) >= CHELSIO_T5) { in t4_get_port_stats()
7237 if (CHELSIO_CHIP_VERSION(adap->params.chip) <= CHELSIO_T5) in t4_fl_pkt_align()
8175 if (CHELSIO_CHIP_VERSION(adap->params.chip) <= in t4_change_mac()
[all …]
A Dcudbg_lib.c188 switch (CHELSIO_CHIP_VERSION(adap->params.chip)) { in cudbg_get_entity_length()
300 switch (CHELSIO_CHIP_VERSION(adap->params.chip)) { in cudbg_get_entity_length()
371 if (CHELSIO_CHIP_VERSION(adap->params.chip) > CHELSIO_T5) { in cudbg_get_entity_length()
398 if (CHELSIO_CHIP_VERSION(adap->params.chip) > CHELSIO_T5) { in cudbg_get_entity_length()
657 if (CHELSIO_CHIP_VERSION(padap->params.chip) <= CHELSIO_T5) { in cudbg_fill_meminfo()
778 if (CHELSIO_CHIP_VERSION(padap->params.chip) > CHELSIO_T5) in cudbg_fill_meminfo()
795 if (CHELSIO_CHIP_VERSION(padap->params.chip) > CHELSIO_T5) in cudbg_fill_meminfo()
1838 if (CHELSIO_CHIP_VERSION(padap->params.chip) > CHELSIO_T5 && in cudbg_collect_sge_indirect()
2547 if (CHELSIO_CHIP_VERSION(padap->params.chip) >= CHELSIO_T6) { in cudbg_collect_tcam_index()
2973 if (CHELSIO_CHIP_VERSION(padap->params.chip) < CHELSIO_T6) in cudbg_collect_ma_indirect()
[all …]
A Dsmt.c147 if (CHELSIO_CHIP_VERSION(adapter->params.chip) <= CHELSIO_T5) { in write_smt_entry()
A Dsge.c1151 (CHELSIO_CHIP_VERSION(chip) > CHELSIO_T5)) in hwcsum()
1204 if (CHELSIO_CHIP_VERSION(chip) <= CHELSIO_T5) in hwcsum()
1546 chip_ver = CHELSIO_CHIP_VERSION(adap->params.chip); in cxgb4_eth_xmit()
1890 chip_ver = CHELSIO_CHIP_VERSION(adapter->params.chip); in cxgb4_vf_eth_xmit()
3619 if (CHELSIO_CHIP_VERSION(adapter->params.chip) <= CHELSIO_T5) { in t4_tx_completion_handler()
4405 CHELSIO_CHIP_VERSION(adap->params.chip); in t4_sge_alloc_rxq()
4581 unsigned int chip_ver = CHELSIO_CHIP_VERSION(adap->params.chip); in t4_sge_alloc_eth_txq()
4674 unsigned int chip_ver = CHELSIO_CHIP_VERSION(adap->params.chip); in t4_sge_alloc_ctrl_txq()
4743 unsigned int chip_ver = CHELSIO_CHIP_VERSION(adap->params.chip); in t4_sge_alloc_ofld_txq()
5177 switch (CHELSIO_CHIP_VERSION(adap->params.chip)) { in t4_sge_init()
[all …]
A Dcxgb4_tc_u32.c408 if (CHELSIO_CHIP_VERSION(adapter->params.chip) < in cxgb4_delete_knode()
A Dcxgb4_filter.c321 CHELSIO_CHIP_VERSION(adapter->params.chip) < CHELSIO_T6) in validate_filter()
564 if (CHELSIO_CHIP_VERSION(adap->params.chip) < CHELSIO_T6) in cxgb4_get_free_ftid()
1539 chip_ver = CHELSIO_CHIP_VERSION(adapter->params.chip); in __cxgb4_set_filter()
1810 chip_ver = CHELSIO_CHIP_VERSION(adapter->params.chip); in __cxgb4_del_filter()
A Dcxgb4_main.c1900 CHELSIO_CHIP_VERSION(adap->params.chip) <= CHELSIO_T5) in tid_init()
2501 if (CHELSIO_CHIP_VERSION(adap->params.chip) <= CHELSIO_T5) in process_db_full()
2600 if (CHELSIO_CHIP_VERSION(adap->params.chip) <= CHELSIO_T5) in process_db_drop()
3834 if (CHELSIO_CHIP_VERSION(adapter->params.chip) < CHELSIO_T6) in cxgb_features_check()
4034 CHELSIO_CHIP_VERSION(adapter->params.chip) < CHELSIO_T6) in adap_config_hma()
4480 switch (CHELSIO_CHIP_VERSION(adapter->params.chip)) { in adap_init0_config()
4802 fw_info = find_fw_info(CHELSIO_CHIP_VERSION(adap->params.chip)); in adap_init0()
4806 CHELSIO_CHIP_VERSION(adap->params.chip)); in adap_init0()
4982 if (CHELSIO_CHIP_VERSION(adap->params.chip) > CHELSIO_T5) { in adap_init0()
6627 chip_ver = CHELSIO_CHIP_VERSION(chip); in init_one()
A Dcxgb4_debugfs.c769 if (CHELSIO_CHIP_VERSION(adap->params.chip) > CHELSIO_T5) { in pm_stats_show()
1675 unsigned int chip_ver = CHELSIO_CHIP_VERSION(adap->params.chip); in mps_tcam_show()
2094 if (CHELSIO_CHIP_VERSION(adapter->params.chip) > CHELSIO_T5) { in rss_config_show()
2122 if (CHELSIO_CHIP_VERSION(adapter->params.chip) > CHELSIO_T5) { in rss_config_show()
2136 if (CHELSIO_CHIP_VERSION(adapter->params.chip) <= CHELSIO_T5) in rss_config_show()
3319 chip = CHELSIO_CHIP_VERSION(adap->params.chip); in tid_info_show()
A Dcxgb4_tc_flower.c489 if (CHELSIO_CHIP_VERSION(adap->params.chip) >= c->chip && in cxgb4_action_natmode_validate()
A Dcxgb4.h1592 return CHELSIO_CHIP_VERSION(ap->params.chip) | in mk_adap_vers()
/drivers/net/ethernet/chelsio/libcxgb/
A Dlibcxgb_cm.c46 int eth_len = (CHELSIO_CHIP_VERSION(type) <= CHELSIO_T5) ? in cxgb_get_4tuple()
49 int ip_len = (CHELSIO_CHIP_VERSION(type) <= CHELSIO_T5) ? in cxgb_get_4tuple()
/drivers/net/ethernet/chelsio/cxgb4vf/
A Dt4vf_common.h43 #define CHELSIO_CHIP_VERSION(code) (((code) >> 4) & 0xf) macro
344 return CHELSIO_CHIP_VERSION(chip) == CHELSIO_T4; in is_t4()
A Dsge.c1311 if (CHELSIO_CHIP_VERSION(adapter->params.chip) <= CHELSIO_T5) in t4vf_eth_xmit()
2271 CHELSIO_CHIP_VERSION(adapter->params.chip); in t4vf_sge_alloc_rxq()
2414 unsigned int chip_ver = CHELSIO_CHIP_VERSION(adapter->params.chip); in t4vf_sge_alloc_eth_txq()
2677 switch (CHELSIO_CHIP_VERSION(adapter->params.chip)) { in t4vf_sge_init()
A Dt4vf_hw.c148 if (CHELSIO_CHIP_VERSION(adapter->params.chip) <= CHELSIO_T5) in t4vf_wr_mbox_core()
716 if (CHELSIO_CHIP_VERSION(adapter->params.chip) <= CHELSIO_T5) in t4vf_fl_pkt_align()
835 return (CHELSIO_CHIP_VERSION(adapter->params.chip) <= CHELSIO_T5 ? in t4vf_get_pf_from_vf()
A Dcxgb4vf_main.c1137 return CHELSIO_CHIP_VERSION(adapter->params.chip) | (0x3f << 10); in mk_adap_vers()
/drivers/scsi/csiostor/
A Dcsio_hw_chip.h54 #define CHELSIO_CHIP_VERSION(code) (((code) >> 12) & 0xf) macro
A Dcsio_hw.c2421 fw_info = find_fw_info(CHELSIO_CHIP_VERSION(hw->chip_id)); in csio_hw_flash_fw()
2425 CHELSIO_CHIP_VERSION(hw->chip_id)); in csio_hw_flash_fw()
3369 enum chip_type chip = CHELSIO_CHIP_VERSION(hw->chip_id); in csio_le_intr_handler()
A Dcsio_wr.c485 enum chip_type chip = CHELSIO_CHIP_VERSION(hw->chip_id); in csio_wr_iq_create()
/drivers/infiniband/hw/cxgb4/
A Dcm.c743 switch (CHELSIO_CHIP_VERSION(adapter_type)) { in send_connect()
758 CHELSIO_CHIP_VERSION(adapter_type)); in send_connect()
808 if (CHELSIO_CHIP_VERSION(adapter_type) > CHELSIO_T4) { in send_connect()
826 switch (CHELSIO_CHIP_VERSION(adapter_type)) { in send_connect()
844 CHELSIO_CHIP_VERSION(adapter_type)); in send_connect()
876 switch (CHELSIO_CHIP_VERSION(adapter_type)) { in send_connect()
894 CHELSIO_CHIP_VERSION(adapter_type)); in send_connect()
2468 if (CHELSIO_CHIP_VERSION(adapter_type) <= CHELSIO_T5) in accept_cr()
3970 if (CHELSIO_CHIP_VERSION(type) <= CHELSIO_T5) { in build_cpl_pass_accept_req()
4104 switch (CHELSIO_CHIP_VERSION(dev->rdev.lldi.adapter_type)) { in rx_pkt()
[all …]
A Dqp.c1122 CHELSIO_CHIP_VERSION(qhp->rhp->rdev.lldi.adapter_type) >= in c4iw_post_send()
2760 if (CHELSIO_CHIP_VERSION(rhp->rdev.lldi.adapter_type) > CHELSIO_T6) in c4iw_create_srq()
/drivers/scsi/cxgbi/cxgb4i/
A Dcxgb4i.c320 CHELSIO_CHIP_VERSION(lldi->adapter_type), csk, in send_act_open_req()
431 CHELSIO_CHIP_VERSION(lldi->adapter_type), csk, csk->state, in send_act_open_req6()
1294 if ((CHELSIO_CHIP_VERSION(lldi->adapter_type) <= CHELSIO_T5) && in do_rx_iscsi_hdr()
2243 cdev->rx_credit_thres = (CHELSIO_CHIP_VERSION(lldi->adapter_type) <= in t4_uld_add()

Completed in 104 milliseconds