Searched refs:CIX_FIFO_WR (Results 1 – 1 of 1) sorted by relevance
40 #define CIX_FIFO_WR (CIX_REG_F_INT(CIX_MBOX_FAST_IDX+1)) /* 0xac */ macro41 #define CIX_FIFO_RD (CIX_FIFO_WR + 0x4) /* 0xb0 */42 #define CIX_FIFO_STAS (CIX_FIFO_WR + 0x8) /* 0xb4 */43 #define CIX_FIFO_WM (CIX_FIFO_WR + 0xc) /* 0xb8 */44 #define CIX_INT_ENABLE (CIX_FIFO_WR + 0x10) /* 0xbc */45 #define CIX_INT_ENABLE_SIDE_B (CIX_FIFO_WR + 0x14) /* 0xc0 */46 #define CIX_INT_CLEAR (CIX_FIFO_WR + 0x18) /* 0xc4 */47 #define CIX_INT_STATUS (CIX_FIFO_WR + 0x1c) /* 0xc8 */48 #define CIX_FIFO_RST (CIX_FIFO_WR + 0x20) /* 0xcc */193 cix_mbox_write(priv, msg->buf[i], CIX_FIFO_WR); in cix_mbox_send_data_fifo()
Completed in 5 milliseconds