Home
last modified time | relevance | path

Searched refs:CP_MQD_CONTROL__PRIV_STATE__SHIFT (Results 1 – 16 of 16) sorted by relevance

/drivers/gpu/drm/amd/amdkfd/
A Dkfd_mqd_manager_vi.c36 #define CP_MQD_CONTROL__PRIV_STATE__SHIFT 0x8 macro
113 m->cp_mqd_control = 1 << CP_MQD_CONTROL__PRIV_STATE__SHIFT | in init_mqd()
A Dkfd_mqd_manager_v12.c126 m->cp_mqd_control = 1 << CP_MQD_CONTROL__PRIV_STATE__SHIFT; in init_mqd()
A Dkfd_mqd_manager_v10.c112 m->cp_mqd_control = 1 << CP_MQD_CONTROL__PRIV_STATE__SHIFT; in init_mqd()
A Dkfd_mqd_manager_v11.c159 m->cp_mqd_control = 1 << CP_MQD_CONTROL__PRIV_STATE__SHIFT; in init_mqd()
A Dkfd_mqd_manager_v9.c189 m->cp_mqd_control = 1 << CP_MQD_CONTROL__PRIV_STATE__SHIFT; in init_mqd()
/drivers/gpu/drm/amd/include/asic_reg/gc/
A Dgc_9_0_sh_mask.h13055 #define CP_MQD_CONTROL__PRIV_STATE__SHIFT macro
A Dgc_9_4_3_sh_mask.h16589 #define CP_MQD_CONTROL__PRIV_STATE__SHIFT macro
A Dgc_9_1_sh_mask.h14355 #define CP_MQD_CONTROL__PRIV_STATE__SHIFT macro
A Dgc_9_2_1_sh_mask.h14220 #define CP_MQD_CONTROL__PRIV_STATE__SHIFT macro
A Dgc_9_4_2_sh_mask.h4153 #define CP_MQD_CONTROL__PRIV_STATE__SHIFT macro
A Dgc_11_5_0_sh_mask.h14288 #define CP_MQD_CONTROL__PRIV_STATE__SHIFT macro
A Dgc_12_0_0_sh_mask.h13485 #define CP_MQD_CONTROL__PRIV_STATE__SHIFT macro
A Dgc_11_0_0_sh_mask.h17594 #define CP_MQD_CONTROL__PRIV_STATE__SHIFT macro
A Dgc_11_0_3_sh_mask.h19839 #define CP_MQD_CONTROL__PRIV_STATE__SHIFT macro
A Dgc_10_1_0_sh_mask.h20474 #define CP_MQD_CONTROL__PRIV_STATE__SHIFT macro
A Dgc_10_3_0_sh_mask.h18627 #define CP_MQD_CONTROL__PRIV_STATE__SHIFT macro

Completed in 5167 milliseconds