Home
last modified time | relevance | path

Searched refs:DCLK (Results 1 – 17 of 17) sorted by relevance

/drivers/gpu/drm/amd/pm/powerplay/inc/
A Dpower_state.h145 uint32_t DCLK; member
/drivers/gpu/drm/i915/gt/
A Dintel_llc.c62 intel_uncore_read(llc_to_gt(llc)->uncore, DCLK) & 0xf; in get_ia_constants()
/drivers/gpu/drm/i915/
A Dintel_mchbar_regs.h243 #define DCLK _MMIO(MCHBAR_MIRROR_BASE_SNB + 0x5e04) macro
/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
A Dprocesspptables.c757 ps->uvd_clocks.DCLK = le32_to_cpu(pnon_clock_info->ulDCLK); in init_non_clock_fields()
760 ps->uvd_clocks.DCLK = 0; in init_non_clock_fields()
A Dsmu10_hwmgr.c934 smu10_ps->uvd_clocks.dclk = ps->uvd_clocks.DCLK; in smu10_dpm_get_pp_table_entry()
A Dsmu7_hwmgr.c3637 power_state->uvd_clocks.DCLK = 0; in smu7_get_pp_table_entry_callback_func_v1()
3730 ps->uvd_clks.dclk = state->uvd_clocks.DCLK; in smu7_get_pp_table_entry_v1()
3878 ps->uvd_clks.dclk = state->uvd_clocks.DCLK; in smu7_get_pp_table_entry_v0()
A Dsmu8_hwmgr.c1439 smu8_ps->uvd_clocks.dclk = ps->uvd_clocks.DCLK; in smu8_dpm_get_pp_table_entry()
A Dvega10_hwmgr.c3185 power_state->uvd_clocks.DCLK = 0; in vega10_get_pp_table_entry_callback_func()
3265 vega10_ps->uvd_clks.dclk = state->uvd_clocks.DCLK; in vega10_get_pp_table_entry()
/drivers/gpu/drm/amd/pm/swsmu/smu12/
A Drenoir_ppt.c122 CLK_MAP(DCLK, CLOCK_DCLK),
/drivers/gpu/drm/amd/pm/swsmu/smu11/
A Darcturus_ppt.c171 CLK_MAP(DCLK, PPCLK_DCLK),
A Dsienna_cichlid_ppt.c171 CLK_MAP(DCLK, PPCLK_DCLK_0),
A Dnavi10_ppt.c156 CLK_MAP(DCLK, PPCLK_DCLK),
/drivers/gpu/drm/amd/pm/swsmu/smu13/
A Daldebaran_ppt.c164 CLK_MAP(DCLK, PPCLK_DCLK),
A Dsmu_v13_0_7_ppt.c157 CLK_MAP(DCLK, PPCLK_DCLK_0),
A Dsmu_v13_0_0_ppt.c186 CLK_MAP(DCLK, PPCLK_DCLK_0),
A Dsmu_v13_0_6_ppt.c189 CLK_MAP(DCLK, PPCLK_DCLK),
/drivers/gpu/drm/amd/pm/swsmu/smu14/
A Dsmu_v14_0_2_ppt.c149 CLK_MAP(DCLK, PPCLK_DCLK_0),

Completed in 71 milliseconds