Home
last modified time | relevance | path

Searched refs:DC_LOG_DC (Results 1 – 21 of 21) sorted by relevance

/drivers/gpu/drm/amd/display/dc/link/
A Dlink_factory.c485 DC_LOG_DC("BIOS object table - link_id: %d", link->link_id.id); in construct_phy()
490 DC_LOG_DC("BIOS object table - is_internal_display: %d", link->is_internal_display); in construct_phy()
511 DC_LOG_DC("BIOS object table - hpd_gpio id: %d", link->hpd_gpio->id); in construct_phy()
512 DC_LOG_DC("BIOS object table - hpd_gpio en: %d", link->hpd_gpio->en); in construct_phy()
679 DC_LOG_DC("BIOS object table - device_tag.acpi_device: %d", link->device_tag.acpi_device); in construct_phy()
698 DC_LOG_DC("BIOS object table - ddi_channel_mapping: 0x%04X", in construct_phy()
700 DC_LOG_DC("BIOS object table - chip_caps: %d", in construct_phy()
706 DC_LOG_DC("BIOS object table - ddi_channel_mapping: 0x%04X", in construct_phy()
708 DC_LOG_DC("BIOS object table - chip_caps: %d", in construct_phy()
737 DC_LOG_DC("BIOS object table - %s finished successfully.\n", __func__); in construct_phy()
[all …]
A Dlink_detection.c659 DC_LOG_DC("DP Alt mode state on HPD: %d\n", is_in_alt_mode); in wait_for_entering_dp_alt_mode()
1299 …DC_LOG_DC("%s: link_index=%d is_local_sink_detect_success=%d pre_link_type=%d link_type=%d\n", __f… in link_detect()
A Dlink_dpms.c2361 DC_LOG_DC("%s pipe_ctx dispname=%s signal=%x\n", __func__, in link_set_dpms_off()
2477 DC_LOG_DC("%s pipe_ctx dispname=%s signal=%x\n", __func__, in link_set_dpms_on()
/drivers/gpu/drm/amd/display/dc/link/protocols/
A Dlink_dp_training_8b_10b.c166 …DC_LOG_DC("chose LTTPR_MODE_NON_TRANSPARENT due to VBIOS DCE_INFO_CAPS_LTTPR_SUPPORT_ENABLE set to… in dp_decide_8b_10b_lttpr_mode()
169 …DC_LOG_DC("chose LTTPR_MODE_NON_TRANSPARENT by default due to VBIOS not set DCE_INFO_CAPS_LTTPR_SU… in dp_decide_8b_10b_lttpr_mode()
176 …DC_LOG_DC("chose LTTPR_MODE_NON_TRANSPARENT by default and dc->config.allow_lttpr_non_transparent_… in dp_decide_8b_10b_lttpr_mode()
180 DC_LOG_DC("chose LTTPR_MODE_NON_LTTPR.\n"); in dp_decide_8b_10b_lttpr_mode()
A Dlink_dp_capability.c1087 DC_LOG_DC("%s: Failed to power up sink\n", __func__); in wake_up_aux_channel()
1109 DC_LOG_DC("%s: PCON supports regulated autonomous mode.\n", __func__); in read_and_intersect_post_frl_lt_status()
1131 DC_LOG_DC("%s: pcon frl link bw = %u\n", __func__, in read_and_intersect_post_frl_lt_status()
1498 DC_LOG_DC("usbc_cable_id = %d.\n", cable_id->raw); in get_usbc_cable_id()
1645 …DC_LOG_DC("lttpr_caps forced phy_repeater_cnt = %d\n", link->dpcd_caps.lttpr_caps.phy_repeater_cnt… in dp_retrieve_lttpr_cap()
1650 DC_LOG_DC("is_lttpr_present = %d\n", is_lttpr_present); in dp_retrieve_lttpr_cap()
1846 DC_LOG_DC("%s: MST_Support: %s\n", __func__, str_yes_no(link->dpcd_caps.is_mst_capable)); in retrieve_link_cap()
1966 DC_LOG_DC("%s: FEC_Sink_Support: %s\n", __func__, in retrieve_link_cap()
1968 DC_LOG_DC("%s: DSC_Basic_Sink_Support: %s\n", __func__, in retrieve_link_cap()
1970 DC_LOG_DC("%s: DSC_Passthrough_Sink_Support: %s\n", __func__, in retrieve_link_cap()
[all …]
A Dlink_ddc.c127 DC_LOG_DC("BIOS object table - i2c_line: %d", i2c_info.i2c_line); in ddc_service_construct()
128 DC_LOG_DC("BIOS object table - i2c_engine_id: %d", i2c_info.i2c_engine_id); in ddc_service_construct()
A Dlink_dp_training_128b_132b.c264 DC_LOG_DC("128b_132b chose LTTPR_MODE %d.\n", mode); in dp_decide_128b_132b_lttpr_mode()
A Dlink_dp_dpia_bw.c214 DC_LOG_DC("%s: Link[%d]: Request BW: %d", __func__, link->link_index, request_bw); in link_dpia_send_bw_alloc_request()
A Dlink_edp_panel_control.c1080 DC_LOG_DC("%s(): get edp panel inst fail ", __func__); in edp_send_replay_cmd()
A Dlink_dp_training.c716 DC_LOG_DC("lttpr_mode_override chose LTTPR_MODE = %d\n", (uint8_t)(*override)); in dp_get_lttpr_mode_override()
/drivers/gpu/drm/amd/display/dc/core/
A Ddc_stream.c819 DC_LOG_DC( in dc_stream_log()
831 DC_LOG_DC( in dc_stream_log()
838 DC_LOG_DC( in dc_stream_log()
842 DC_LOG_DC( in dc_stream_log()
851 DC_LOG_DC( in dc_stream_log()
A Ddc_resource.c2307 DC_LOG_DC(" | plane%d slice%d stream%d|", in resource_log_pipe()
2315 DC_LOG_DC(" | slice%d stream%d|", in resource_log_pipe()
2323 DC_LOG_DC(" | plane%d slice%d | |", in resource_log_pipe()
2325 DC_LOG_DC(" |DPP%d----OPP%d----| |", in resource_log_pipe()
2331 DC_LOG_DC(" |DPG%d----OPP%d----| |", in resource_log_pipe()
2337 DC_LOG_DC(" |DPP%d----| |", in resource_log_pipe()
2342 DC_LOG_DC(" |DPP%d----| | |", in resource_log_pipe()
2411 DC_LOG_DC(" pipe topology update"); in resource_log_pipe_topology_update()
2412 DC_LOG_DC(" ________________________"); in resource_log_pipe_topology_update()
2426 DC_LOG_DC(" | (phantom pipes) |"); in resource_log_pipe_topology_update()
[all …]
A Ddc.c204 DC_LOG_DC("BIOS object table - number of connectors: %d", connectors_num); in create_links()
225 …DC_LOG_DC("BIOS object table - printing link object info for connector number: %d, link_index: %d"… in create_links()
241 DC_LOG_DC("BIOS object table - end"); in create_links()
1506 DC_LOG_DC("Display Core initialized\n"); in dc_create()
2339 DC_LOG_DC("%s: %d streams\n", __func__, params->stream_count); in dc_commit_streams()
2427 DC_LOG_DC("%s Finished.\n", __func__); in dc_commit_streams()
4728 DC_LOG_DC("commit minimal transition state: base = new state\n"); in commit_minimal_transition_based_on_new_context()
4775 DC_LOG_DC("commit minimal transition state: base = current state\n"); in commit_minimal_transition_based_on_current_context()
4906 DC_LOG_DC("%s base = %s state, reason = %s\n", __func__, in commit_minimal_transition_state()
5718 …DC_LOG_DC("%s: allow_idle=%d\n HardMinUClk_Khz=%d HardMinDramclk_Khz=%d\n Pipe_0=%d Pipe_1=%d Pipe… in dc_allow_idle_optimizations_internal()
[all …]
/drivers/gpu/drm/amd/display/include/
A Dlogger_types.h34 #define DC_LOG_DC(...) drm_dbg((DC_LOGGER)->dev, __VA_ARGS__) macro
/drivers/gpu/drm/amd/display/dc/dce/
A Ddce_transform.c1012 DC_LOG_DC("The pixel depth %d is not valid, set COLOR_DEPTH_101010 instead.", depth); in dce_transform_set_pixel_storage_depth()
1026 DC_LOG_DC("%s: Capability not supported", __func__); in dce_transform_set_pixel_storage_depth()
/drivers/gpu/drm/amd/display/dc/
A Ddc_helper.c465 DC_LOG_DC("REG_WAIT taking a while: %dms in %s line:%d\n", in generic_reg_wait()
/drivers/gpu/drm/amd/display/dc/hwss/dce110/
A Ddce110_hwseq.c778 DC_LOG_DC("%s: wait timed out!\n", __func__); in dce110_edp_wait_for_hpd_ready()
1021 DC_LOG_DC("edp_receiver_ready_T7 skipped\n"); in dce110_edp_backlight_control()
1066 DC_LOG_DC("edp_receiver_ready_T9 skipped\n"); in dce110_edp_backlight_control()
/drivers/gpu/drm/amd/display/dc/hwss/dcn20/
A Ddcn20_hwseq.c760 DC_LOG_DC("Power down front end %d\n", in dcn20_disable_plane()
2138 DC_LOG_DC("Reset mpcc for pipe %d\n", dc->current_state->res_ctx.pipe_ctx[i].pipe_idx); in dcn20_program_front_end_for_ctx()
/drivers/gpu/drm/amd/display/dc/hwss/dcn35/
A Ddcn35_hwseq.c999 DC_LOG_DC("Power down front end %d\n", in dcn35_disable_plane()
/drivers/gpu/drm/amd/display/dc/hwss/dcn401/
A Ddcn401_hwseq.c2178 DC_LOG_DC("Reset mpcc for pipe %d\n", dc->current_state->res_ctx.pipe_ctx[i].pipe_idx); in dcn401_program_front_end_for_ctx()
/drivers/gpu/drm/amd/display/dc/hwss/dcn10/
A Ddcn10_hwseq.c1530 DC_LOG_DC("Power down front end %d\n", in dcn10_disable_plane()

Completed in 95 milliseconds