Home
last modified time | relevance | path

Searched refs:DC_SW_LINEAR (Results 1 – 12 of 12) sorted by relevance

/drivers/gpu/drm/amd/display/dc/dce/
A Ddce_mem_input.c636 GRPH_SW_MODE, DC_SW_LINEAR); in dce_mi_clear_tiling()
641 GRPH_ARRAY_MODE, DC_SW_LINEAR); in dce_mi_clear_tiling()
646 GRPH_ARRAY_MODE, DC_SW_LINEAR); in dce_mi_clear_tiling()
/drivers/gpu/drm/amd/display/dc/
A Ddc_hw_types.h302 DC_SW_LINEAR = 0, enumerator
/drivers/gpu/drm/amd/display/dc/hubp/dcn30/
A Ddcn30_hubp.c342 REG_UPDATE(DCSURF_TILING_CONFIG, SW_MODE, DC_SW_LINEAR); in hubp3_clear_tiling()
/drivers/gpu/drm/amd/display/dc/resource/dcn32/
A Ddcn32_resource_helpers.c404 … && !disable_unbounded_requesting && pipe->plane_state->tiling_info.gfx9.swizzle != DC_SW_LINEAR) { in dcn32_set_det_allocations()
/drivers/gpu/drm/amd/display/dc/dml/calcs/
A Ddcn_calcs.c165 case DC_SW_LINEAR: in tl_sw_mode_to_bw_defs()
258 case DC_SW_LINEAR: in swizzle_mode_to_macro_tile_size()
/drivers/gpu/drm/amd/display/dc/hubp/dcn401/
A Ddcn401_hubp.c528 REG_UPDATE(DCSURF_TILING_CONFIG, SW_MODE, DC_SW_LINEAR); in hubp401_clear_tiling()
/drivers/gpu/drm/amd/display/dc/core/
A Ddc_hw_sequencer.c1129 case DC_SW_LINEAR: in get_surface_tile_visual_confirm_color()
/drivers/gpu/drm/amd/display/dc/hubp/dcn10/
A Ddcn10_hubp.c526 REG_UPDATE(DCSURF_TILING_CONFIG, SW_MODE, DC_SW_LINEAR); in hubp1_clear_tiling()
/drivers/gpu/drm/amd/display/dc/resource/dcn10/
A Ddcn10_resource.c1216 enum swizzle_mode_values swizzle = DC_SW_LINEAR; in dcn10_patch_unknown_plane_state()
/drivers/gpu/drm/amd/display/dc/dml2/dml21/
A Ddml21_translation_helper.c667 case DC_SW_LINEAR: in gfx9_to_dml2_swizzle_mode()
/drivers/gpu/drm/amd/display/dc/hubp/dcn20/
A Ddcn20_hubp.c414 REG_UPDATE(DCSURF_TILING_CONFIG, SW_MODE, DC_SW_LINEAR); in hubp2_clear_tiling()
/drivers/gpu/drm/amd/display/dc/dml/dcn20/
A Ddcn20_fpu.c1258 case DC_SW_LINEAR: in swizzle_to_dml_params()

Completed in 46 milliseconds