Home
last modified time | relevance | path

Searched refs:DML_ASSERT (Results 1 – 4 of 4) sorted by relevance

/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/dml2_core/
A Ddml2_core_utils.c85 DML_ASSERT(0); in dml2_core_utils_is_420()
148 DML_ASSERT(0); in dml2_core_utils_is_422_planar()
211 DML_ASSERT(0); in dml2_core_utils_is_422_packed()
455 DML_ASSERT(0); in dml2_core_utils_get_tile_block_size_bytes()
502 DML_ASSERT(0); in dml2_core_utils_get_gfx_version()
548 DML_ASSERT(clk_entry_found); in dml2_core_utils_get_active_min_uclk_dpm_index()
A Ddml2_core_dcn4_calcs.c499 DML_ASSERT(0); in dml_is_420()
532 DML_ASSERT(0); in dml_get_tile_block_size_bytes()
568 DML_ASSERT(0); in dml_get_gfx_version()
643 DML_ASSERT(0); in CalculateBytePerPixelAndBlockSizes()
746 DML_ASSERT(0); in CalculateBytePerPixelAndBlockSizes()
1728 DML_ASSERT(0); in CalculateVMAndRowBytes()
2317 DML_ASSERT(0); in calculate_mcache_row_bytes()
3349 DML_ASSERT(0); in calculate_cursor_req_attributes()
3448 DML_ASSERT(VRatio > 0); in CalculateUrgentBurstFactor()
5949 DML_ASSERT(max_idx >= 0); in find_max_impact_plane()
[all …]
/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/inc/
A Ddml2_debug.h9 #define DML_ASSERT(condition) ASSERT(condition) macro
110 DML_ASSERT(condition); \
/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/dml2_pmo/
A Ddml2_pmo_dcn4_fams2.c662 DML_ASSERT(base_strategy_list_1_display_size <= PMO_DCN4_MAX_BASE_STRATEGIES); in pmo_dcn4_fams2_initialize()
673 DML_ASSERT(base_strategy_list_2_display_size <= PMO_DCN4_MAX_BASE_STRATEGIES); in pmo_dcn4_fams2_initialize()
684 DML_ASSERT(base_strategy_list_3_display_size <= PMO_DCN4_MAX_BASE_STRATEGIES); in pmo_dcn4_fams2_initialize()
695 DML_ASSERT(base_strategy_list_4_display_size <= PMO_DCN4_MAX_BASE_STRATEGIES); in pmo_dcn4_fams2_initialize()

Completed in 38 milliseconds