Home
last modified time | relevance | path

Searched refs:DOMAIN16_PG_STATUS (Results 1 – 21 of 21) sorted by relevance

/drivers/gpu/drm/amd/display/dc/pg/dcn35/
A Ddcn35_pg_cntl.h49 SR(DOMAIN16_PG_STATUS), \
95 PG_CNTL_SF(DOMAIN16_PG_STATUS, DOMAIN_DESIRED_PWR_STATE, mask_sh), \
96 PG_CNTL_SF(DOMAIN16_PG_STATUS, DOMAIN_PGFSM_PWR_STATUS, mask_sh), \
155 uint32_t DOMAIN16_PG_STATUS; member
A Ddcn35_pg_cntl.c57 REG_GET(DOMAIN16_PG_STATUS, DOMAIN_PGFSM_PWR_STATUS, &pwr_status); in pg_cntl35_dsc_pg_status()
112 REG_WAIT(DOMAIN16_PG_STATUS, in pg_cntl35_dsc_pg_control()
/drivers/gpu/drm/amd/display/dc/hwss/dce/
A Ddce_hwseq.h307 SR(DOMAIN16_PG_STATUS), \
360 SR(DOMAIN16_PG_STATUS), \
468 SR(DOMAIN16_PG_STATUS), \
526 SR(DOMAIN16_PG_STATUS), \
628 uint32_t DOMAIN16_PG_STATUS; member
890 HWS_SF(, DOMAIN16_PG_STATUS, DOMAIN16_PGFSM_PWR_STATUS, mask_sh), \
933 HWS_SF(, DOMAIN16_PG_STATUS, DOMAIN16_PGFSM_PWR_STATUS, mask_sh), \
985 HWS_SF(, DOMAIN16_PG_STATUS, DOMAIN16_PGFSM_PWR_STATUS, mask_sh), \
1038 HWS_SF(, DOMAIN16_PG_STATUS, DOMAIN16_PGFSM_PWR_STATUS, mask_sh), \
/drivers/gpu/drm/amd/display/dc/resource/dcn36/
A Ddcn36_resource.h63 SR(DOMAIN16_PG_STATUS), \
A Ddcn36_resource.c570 HWS_SF(, DOMAIN16_PG_STATUS, DOMAIN_PGFSM_PWR_STATUS, mask_sh), \
/drivers/gpu/drm/amd/display/dc/hwss/dcn302/
A Ddcn302_hwseq.c180 REG_WAIT(DOMAIN16_PG_STATUS, in dcn302_dsc_pg_control()
/drivers/gpu/drm/amd/display/dc/resource/dcn35/
A Ddcn35_resource.h207 SR(DOMAIN16_PG_STATUS), \
A Ddcn35_resource.c589 HWS_SF(, DOMAIN16_PG_STATUS, DOMAIN_PGFSM_PWR_STATUS, mask_sh), \
/drivers/gpu/drm/amd/display/dc/hwss/dcn314/
A Ddcn314_hwseq.c251 REG_WAIT(DOMAIN16_PG_STATUS, in dcn314_dsc_pg_control()
/drivers/gpu/drm/amd/display/dc/resource/dcn316/
A Ddcn316_resource.c715 SR(DOMAIN16_PG_STATUS), \
755 HWS_SF(, DOMAIN16_PG_STATUS, DOMAIN_PGFSM_PWR_STATUS, mask_sh), \
/drivers/gpu/drm/amd/display/dc/hwss/dcn31/
A Ddcn31_hwseq.c308 REG_WAIT(DOMAIN16_PG_STATUS, in dcn31_dsc_pg_control()
/drivers/gpu/drm/amd/display/dc/resource/dcn314/
A Ddcn314_resource.c729 SR(DOMAIN16_PG_STATUS), \
772 HWS_SF(, DOMAIN16_PG_STATUS, DOMAIN_PGFSM_PWR_STATUS, mask_sh), \
/drivers/gpu/drm/amd/display/dc/hwss/dcn32/
A Ddcn32_hwseq.c95 REG_WAIT(DOMAIN16_PG_STATUS, in dcn32_dsc_pg_control()
1487 REG_GET(DOMAIN16_PG_STATUS, in dcn32_dsc_pg_status()
/drivers/gpu/drm/amd/display/dc/resource/dcn31/
A Ddcn31_resource.c721 SR(DOMAIN16_PG_STATUS), \
761 HWS_SF(, DOMAIN16_PG_STATUS, DOMAIN_PGFSM_PWR_STATUS, mask_sh), \
/drivers/gpu/drm/amd/display/dc/resource/dcn321/
A Ddcn321_resource.c569 SR(DOMAIN16_PG_STATUS), \
611 HWS_SF(, DOMAIN16_PG_STATUS, DOMAIN_PGFSM_PWR_STATUS, mask_sh), \
/drivers/gpu/drm/amd/display/dc/resource/dcn315/
A Ddcn315_resource.c720 SR(DOMAIN16_PG_STATUS), \
760 HWS_SF(, DOMAIN16_PG_STATUS, DOMAIN_PGFSM_PWR_STATUS, mask_sh), \
/drivers/gpu/drm/amd/display/dc/resource/dcn401/
A Ddcn401_resource.c552 SR(DOMAIN16_PG_STATUS), \
601 HWS_SF(, DOMAIN16_PG_STATUS, DOMAIN_PGFSM_PWR_STATUS, mask_sh), \
/drivers/gpu/drm/amd/display/dc/resource/dcn32/
A Ddcn32_resource.c573 SR(DOMAIN16_PG_STATUS), \
615 HWS_SF(, DOMAIN16_PG_STATUS, DOMAIN_PGFSM_PWR_STATUS, mask_sh), \
/drivers/gpu/drm/amd/display/dc/hwss/dcn35/
A Ddcn35_hwseq.c525 REG_WAIT(DOMAIN16_PG_STATUS, in dcn35_dsc_pg_control()
/drivers/gpu/drm/amd/display/dc/resource/dcn351/
A Ddcn351_resource.c569 HWS_SF(, DOMAIN16_PG_STATUS, DOMAIN_PGFSM_PWR_STATUS, mask_sh), \
/drivers/gpu/drm/amd/display/dc/hwss/dcn20/
A Ddcn20_hwseq.c498 REG_WAIT(DOMAIN16_PG_STATUS, in dcn20_dsc_pg_control()

Completed in 70 milliseconds