Home
last modified time | relevance | path

Searched refs:DOMAIN17_PG_CONFIG (Results 1 – 21 of 21) sorted by relevance

/drivers/gpu/drm/amd/display/dc/pg/dcn35/
A Ddcn35_pg_cntl.h38 SR(DOMAIN17_PG_CONFIG), \
73 PG_CNTL_SF(DOMAIN17_PG_CONFIG, DOMAIN_POWER_FORCEON, mask_sh), \
74 PG_CNTL_SF(DOMAIN17_PG_CONFIG, DOMAIN_POWER_GATE, mask_sh), \
144 uint32_t DOMAIN17_PG_CONFIG; member
A Ddcn35_pg_cntl.c117 REG_UPDATE(DOMAIN17_PG_CONFIG, in pg_cntl35_dsc_pg_control()
/drivers/gpu/drm/amd/display/dc/hwss/dce/
A Ddce_hwseq.h290 SR(DOMAIN17_PG_CONFIG), \
350 SR(DOMAIN17_PG_CONFIG), \
458 SR(DOMAIN17_PG_CONFIG), \
512 SR(DOMAIN17_PG_CONFIG), \
611 uint32_t DOMAIN17_PG_CONFIG; member
868 HWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN17_POWER_FORCEON, mask_sh), \
869 HWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN17_POWER_GATE, mask_sh), \
921 HWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN17_POWER_FORCEON, mask_sh), \
922 HWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN17_POWER_GATE, mask_sh), \
974 HWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN17_POWER_GATE, mask_sh), \
[all …]
/drivers/gpu/drm/amd/display/dc/resource/dcn36/
A Ddcn36_resource.h56 SR(DOMAIN17_PG_CONFIG), \
A Ddcn36_resource.c552 HWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN_POWER_FORCEON, mask_sh), \
553 HWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN_POWER_GATE, mask_sh), \
/drivers/gpu/drm/amd/display/dc/hwss/dcn302/
A Ddcn302_hwseq.c185 REG_UPDATE(DOMAIN17_PG_CONFIG, in dcn302_dsc_pg_control()
/drivers/gpu/drm/amd/display/dc/hwss/dcn314/
A Ddcn314_hwseq.c256 REG_UPDATE(DOMAIN17_PG_CONFIG, in dcn314_dsc_pg_control()
319 REG_UPDATE(DOMAIN17_PG_CONFIG, DOMAIN_POWER_FORCEON, force_on); in dcn314_enable_power_gating_plane()
/drivers/gpu/drm/amd/display/dc/hwss/dcn31/
A Ddcn31_hwseq.c313 REG_UPDATE(DOMAIN17_PG_CONFIG, in dcn31_dsc_pg_control()
371 REG_UPDATE(DOMAIN17_PG_CONFIG, DOMAIN_POWER_FORCEON, force_on); in dcn31_enable_power_gating_plane()
/drivers/gpu/drm/amd/display/dc/resource/dcn316/
A Ddcn316_resource.c709 SR(DOMAIN17_PG_CONFIG), \
747 HWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN_POWER_FORCEON, mask_sh), \
748 HWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN_POWER_GATE, mask_sh), \
/drivers/gpu/drm/amd/display/dc/resource/dcn35/
A Ddcn35_resource.h200 SR(DOMAIN17_PG_CONFIG), \
A Ddcn35_resource.c571 HWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN_POWER_FORCEON, mask_sh), \
572 HWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN_POWER_GATE, mask_sh), \
/drivers/gpu/drm/amd/display/dc/resource/dcn314/
A Ddcn314_resource.c722 SR(DOMAIN17_PG_CONFIG), \
762 HWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN_POWER_FORCEON, mask_sh), \
763 HWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN_POWER_GATE, mask_sh), \
/drivers/gpu/drm/amd/display/dc/resource/dcn31/
A Ddcn31_resource.c715 SR(DOMAIN17_PG_CONFIG), \
753 HWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN_POWER_FORCEON, mask_sh), \
754 HWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN_POWER_GATE, mask_sh), \
/drivers/gpu/drm/amd/display/dc/resource/dcn321/
A Ddcn321_resource.c562 SR(DOMAIN17_PG_CONFIG), \
601 HWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN_POWER_FORCEON, mask_sh), \
602 HWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN_POWER_GATE, mask_sh), \
/drivers/gpu/drm/amd/display/dc/resource/dcn315/
A Ddcn315_resource.c714 SR(DOMAIN17_PG_CONFIG), \
752 HWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN_POWER_FORCEON, mask_sh), \
753 HWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN_POWER_GATE, mask_sh), \
/drivers/gpu/drm/amd/display/dc/resource/dcn401/
A Ddcn401_resource.c541 SR(DOMAIN17_PG_CONFIG), \
583 HWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN_POWER_FORCEON, mask_sh), \
584 HWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN_POWER_GATE, mask_sh), \
/drivers/gpu/drm/amd/display/dc/resource/dcn32/
A Ddcn32_resource.c566 SR(DOMAIN17_PG_CONFIG), \
605 HWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN_POWER_FORCEON, mask_sh), \
606 HWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN_POWER_GATE, mask_sh), \
/drivers/gpu/drm/amd/display/dc/hwss/dcn35/
A Ddcn35_hwseq.c530 REG_UPDATE(DOMAIN17_PG_CONFIG, in dcn35_dsc_pg_control()
587 REG_UPDATE(DOMAIN17_PG_CONFIG, DOMAIN_POWER_FORCEON, force_on); in dcn35_enable_power_gating_plane()
/drivers/gpu/drm/amd/display/dc/hwss/dcn32/
A Ddcn32_hwseq.c100 REG_UPDATE(DOMAIN17_PG_CONFIG, in dcn32_dsc_pg_control()
155 REG_UPDATE(DOMAIN17_PG_CONFIG, DOMAIN_POWER_FORCEON, force_on); in dcn32_enable_power_gating_plane()
/drivers/gpu/drm/amd/display/dc/resource/dcn351/
A Ddcn351_resource.c551 HWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN_POWER_FORCEON, mask_sh), \
552 HWS_SF(, DOMAIN17_PG_CONFIG, DOMAIN_POWER_GATE, mask_sh), \
/drivers/gpu/drm/amd/display/dc/hwss/dcn20/
A Ddcn20_hwseq.c343 REG_UPDATE(DOMAIN17_PG_CONFIG, DOMAIN17_POWER_FORCEON, force_on); in dcn20_enable_power_gating_plane()
503 REG_UPDATE(DOMAIN17_PG_CONFIG, in dcn20_dsc_pg_control()

Completed in 76 milliseconds