DPLL_FPA01_P1_POST_DIV_SHIFT (reference) in projects: drivers

Searched refs:DPLL_FPA01_P1_POST_DIV_SHIFT (Results 1 – 6 of 6) sorted by relevance

/drivers/gpu/drm/i915/display/
A D	intel_dpll.c	454 DPLL_FPA01_P1_POST_DIV_SHIFT); in i9xx_crtc_clock_get() 485 DPLL_FPA01_P1_POST_DIV_SHIFT); in i9xx_crtc_clock_get() 496 DPLL_FPA01_P1_POST_DIV_SHIFT) + 2; in i9xx_crtc_clock_get() 1031 dpll \|= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT; in i9xx_dpll() 1037 dpll \|= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT; in i9xx_dpll() 1102 dpll \|= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT; in i8xx_dpll() 1107 dpll \|= (clock->p1 - 2) << DPLL_FPA01_P1_POST_DIV_SHIFT; in i8xx_dpll() 1309 dpll \|= (1 << (clock->p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT; in ilk_dpll()
A D	intel_display_regs.h	`187 #define DPLL_FPA01_P1_POST_DIV_SHIFT 16 macro`
A D	intel_display.c	`8236 ((clock.p1 - 2) << DPLL_FPA01_P1_POST_DIV_SHIFT) \| in i830_enable_pipe()`
/drivers/gpu/drm/gma500/
A D	psb_intel_display.c	`344 DPLL_FPA01_P1_POST_DIV_SHIFT); in psb_intel_crtc_clock_get() 360 DPLL_FPA01_P1_POST_DIV_SHIFT) + 2; in psb_intel_crtc_clock_get()`
A D	cdv_intel_display.c	`875 DPLL_FPA01_P1_POST_DIV_SHIFT); in cdv_intel_crtc_clock_get() 895 DPLL_FPA01_P1_POST_DIV_SHIFT) + 2; in cdv_intel_crtc_clock_get()`
A D	psb_intel_reg.h	`254 #define DPLL_FPA01_P1_POST_DIV_SHIFT 16 macro`

Completed in 45 milliseconds