Home
last modified time | relevance | path

Searched refs:DSPCLK_GATE_D (Results 1 – 9 of 9) sorted by relevance

/drivers/gpu/drm/gma500/
A Dcdv_device.c240 regs->cdv.saveDSPCLK_GATE_D = REG_READ(DSPCLK_GATE_D); in cdv_save_display_registers()
297 REG_WRITE(DSPCLK_GATE_D, regs->cdv.saveDSPCLK_GATE_D); in cdv_restore_display_registers()
A Dpsb_intel_reg.h1257 #define DSPCLK_GATE_D 0x6200 macro
A Dcdv_intel_dp.c1930 reg_value = REG_READ(DSPCLK_GATE_D); in cdv_disable_intel_clock_gating()
1939 REG_WRITE(DSPCLK_GATE_D, reg_value); in cdv_disable_intel_clock_gating()
/drivers/gpu/drm/i915/
A Dintel_clock_gating.c614 intel_uncore_write(&i915->uncore, DSPCLK_GATE_D(i915), dspclk_gate); in g4x_init_clock_gating()
625 intel_uncore_write(uncore, DSPCLK_GATE_D(i915), 0); in i965gm_init_clock_gating()
A Di915_reg.h616 #define DSPCLK_GATE_D(__i915) _MMIO(DISPLAY_MMIO_BASE(__i915) + 0x6200) macro
/drivers/gpu/drm/i915/display/
A Dintel_overlay.c220 intel_de_write(display, DSPCLK_GATE_D(display), 0); in i830_overlay_clock_gating()
222 intel_de_write(display, DSPCLK_GATE_D(display), in i830_overlay_clock_gating()
A Dvlv_dsi.c764 intel_de_rmw(display, DSPCLK_GATE_D(display), in intel_dsi_pre_enable()
921 intel_de_rmw(display, DSPCLK_GATE_D(display), in intel_dsi_post_disable()
A Dintel_gmbus.c220 intel_de_rmw(display, DSPCLK_GATE_D(display), in pnv_gmbus_clock_gating()
A Dintel_display_power_well.c1211 intel_de_rmw(display, DSPCLK_GATE_D(display), in vlv_init_display_clock_gating()

Completed in 59 milliseconds