Home
last modified time | relevance | path

Searched refs:DSPSURF (Results 1 – 8 of 8) sorted by relevance

/drivers/gpu/drm/i915/display/
A Di9xx_plane.c514 intel_de_write_fw(display, DSPSURF(display, i9xx_plane), in i9xx_plane_update_arm()
559 intel_de_write_fw(display, DSPSURF(display, i9xx_plane), 0); in i9xx_plane_disable_arm()
572 error->surf = intel_de_read(display, DSPSURF(display, i9xx_plane)); in g4x_primary_capture_error()
584 error->surf = intel_de_read(display, DSPSURF(display, i9xx_plane)); in i965_plane_capture_error()
615 intel_de_write_fw(display, DSPSURF(display, i9xx_plane), in g4x_primary_async_flip()
921 reg = intel_de_read_fw(display, DSPSURF(display, i9xx_plane)); in i9xx_disable_tiling()
922 intel_de_write_fw(display, DSPSURF(display, i9xx_plane), reg); in i9xx_disable_tiling()
1211 base = intel_de_read(display, DSPSURF(display, i9xx_plane)) & DISP_ADDR_MASK; in i9xx_get_initial_plane_config()
1219 base = intel_de_read(display, DSPSURF(display, i9xx_plane)) & DISP_ADDR_MASK; in i9xx_get_initial_plane_config()
1272 intel_de_write(display, DSPSURF(display, i9xx_plane), base); in i9xx_fixup_initial_plane_config()
A Di9xx_plane_regs.h72 #define DSPSURF(dev_priv, plane) _MMIO_PIPE2(dev_priv, plane, _DSPASURF) macro
A Dintel_fbc.c414 intel_de_write_fw(display, DSPSURF(display, i9xx_plane), in i965_fbc_nuke()
415 intel_de_read_fw(display, DSPSURF(display, i9xx_plane))); in i965_fbc_nuke()
/drivers/gpu/drm/i915/
A Dintel_clock_gating.c141 intel_uncore_rmw(&dev_priv->uncore, DSPSURF(dev_priv, pipe), in g4x_disable_trickle_feed()
144 DSPSURF(dev_priv, pipe)); in g4x_disable_trickle_feed()
A Dintel_gvt_mmio_table.c180 MMIO_D(DSPSURF(dev_priv, PIPE_A)); in iterate_generic_mmio()
189 MMIO_D(DSPSURF(dev_priv, PIPE_B)); in iterate_generic_mmio()
198 MMIO_D(DSPSURF(dev_priv, PIPE_C)); in iterate_generic_mmio()
/drivers/gpu/drm/i915/gvt/
A Dfb_decoder.c258 plane->base = vgpu_vreg_t(vgpu, DSPSURF(display, pipe)) & I915_GTT_PAGE_MASK; in intel_vgpu_decode_primary_plane()
A Dhandlers.c1022 calc_index(offset, DSPSURF(display, PIPE_A), DSPSURF(display, PIPE_B), DSPSURF(display, PIPE_C))
2302 MMIO_DH(DSPSURF(display, PIPE_A), D_ALL, NULL, pri_surf_mmio_write); in init_generic_mmio_info()
2305 MMIO_DH(DSPSURF(display, PIPE_B), D_ALL, NULL, pri_surf_mmio_write); in init_generic_mmio_info()
2308 MMIO_DH(DSPSURF(display, PIPE_C), D_ALL, NULL, pri_surf_mmio_write); in init_generic_mmio_info()
A Dcmd_parser.c1322 info->surf_reg = DSPSURF(display, info->pipe); in gen8_decode_mi_display_flip()
1389 info->surf_reg = DSPSURF(display, info->pipe); in skl_decode_mi_display_flip()

Completed in 824 milliseconds